参数资料
型号: 3342-54
厂商: Peregrine Semiconductor
文件页数: 13/16页
文件大小: 0K
描述: IC PLL INTEGER-N 2.7GHZ 20QFN
标准包装: 6,000
系列: UltraCMOS™
类型: 时钟缓冲器/驱动器,多路复用器
PLL:
主要目的: RF 仪表系统,无线基站
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/无
频率 - 最大: 2.7GHz
电源电压: 2.85 V ~ 3.15 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-VFQFN 裸露焊盘
供应商设备封装: 20-QFN(4x4)
包装: 带卷 (TR)
其它名称: PE3342
Product Specification
PE3342
Page 6 of 17
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0091-04
│ UltraCMOS RFIC Solutions
Functional Description
The PE3342 consists of a dual modulus prescaler,
three programmable counters, a phase detector
and control logic with EEPROM memory (see
Figure 1).
The dual modulus prescaler divides the VCO
frequency by either 10 or 11, depending on the
state of the internal modulus select logic. The R
and M counters divide the reference and prescaler
outputs by integer values stored in one of three
selectable registers. The modulus select logic
uses the 4-bit A counter.
The phase-frequency detector generates up and
down frequency control signals and are also used
to enable a lock detect circuit.
Frequency control data is loaded into the device
via the Serial Data Port, and can be placed in
three separate frequency registers. One of these
registers (EE register) is used to load from and
write to the non-volatile 20-bit EEPROM.
Various operational and test modes are available
through the enhancement register, which is only
accessible through the Serial Data Port (it cannot
be loaded from the EEPROM).
Main Counter Chain
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the
user-defined values in the M and A counters. It
operates in two modes:
High Frequency Mode
Setting PB (prescaler bypass) LOW enables the
÷10/11 prescaler, providing operation to 2.7 GHz.
In this mode, the output from the main counter
chain, fp, is related to the VCO frequency, Fin, by
the following equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where 0
≤ A ≤ 15 and A ≤ M + 1; 1 ≤ M ≤ 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where 0
≤ A ≤ 15 and A ≤ M + 1; 1 ≤ M ≤ 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
counter with the minimum value of 1 will result in a
minimum M counter divide ratio of 2.
Programming the M and A counters with their
maximum values provides a divide ratio of 5135.
Prescaler Bypass Mode
Setting the PB bit of a frequency register HIGH
allows Fin to bypass the ÷10/11 prescaler. In this
mode, the prescaler and A counter are powered
down, and the input VCO frequency is divided by
the M counter directly. The following equation
relates Fin to the reference frequency fr:
Fin = (M + 1) x (fr / (R+1))
(3)
where 1
M ≤ 511
Reference Counter
The reference counter chain divides the reference
frequency, fr, down to the phase detector
comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the following
equation:
fc = fr / (R + 1)
(4)
where 0
≤ R ≤ 63
Note that programming R with 0 will pass the
reference frequency, fr, directly to the phase
detector.
Phase Detector
The phase detector is triggered by rising edges
from the main counter (fp) and the reference
counter (fc). It has two outputs, PD_U, and PD_D.
If the divided VCO leads the divided reference in
phase or frequency (fp leads fc), PD_D pulses
LOW. If the divided reference leads the divided
VCO in phase or frequency (fc leads fp), PD_U
pulses LOW. The width of either pulse is directly
proportional to the phase offset between the fp and
fc signals.
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料
PDF描述
VE-22K-MX-F1 CONVERTER MOD DC/DC 40V 75W
MS3102R36-14SW CONN RCPT 16POS BOX MNT W/SCKT
ICL3245IV IC 3DRVR/5RCVR RS232 3V 28-TSSOP
MS27474T8F98P CONN RCPT 3POS JAM NUT W/PINS
MS27497E20F41PA CONN RCPT 41POS WALL MNT W/PINS
相关代理商/技术参数
参数描述
3342-55 制造商:Peregrine Semiconductor 功能描述:PHASE-LOCK-LOOP (PLL) 制造商:Peregrine Semiconductor 功能描述:PLL 20-Pin QFN EP T/R
3342-56 功能描述:IC PLL INTEGER-N 3GHZ 20QFN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:UltraCMOS™ 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP (0.240",6.10mm 宽) 供应商设备封装:64-TSSOP 包装:管件
33426 功能描述:端子 TERMINAL BUDG SPD 12-10 10 RoHS:否 制造商:AVX 产品:Junction Box - Wire to Wire 系列:9826 线规:26-18 接线柱/接头大小: 绝缘: 颜色:Red 型式:Female 触点电镀:Tin over Nickel 触点材料:Beryllium Copper, Phosphor Bronze 端接类型:Crimp
33427 功能描述:TOOL HEXDRVR T-HAND 10.0MM 238MM RoHS:否 类别:工具 >> 螺钉和螺母驱动器 系列:- 标准包装:1 系列:- 类型:六角扳手(内六角扳手)- 偏移 尺寸:0.098"(2.5mm) 特点:- 长度 - 叶片:0.70"(18mm) 长度 - 总体:2.17"(55mm) 重量:0.01 磅(4.54g) 其它名称:35112WI
33-427-1R 制造商:GC Electronics 功能描述: