参数资料
型号: 4302-00
厂商: Peregrine Semiconductor
文件页数: 7/11页
文件大小: 0K
描述: KIT EVAL FOR 4302 RF DSA
标准包装: 1
系列: UltraCMOS™
类型: 衰减器
频率: 0Hz ~ 4GHz
适用于相关产品: PE4302
已供物品:
其它名称: 1046-1001
4302-0
4302-0-ND
4302-00-ND
PE4302 EK
PE4302
Product Specification
Evaluation Kit
The Digital Attenuator Evaluation Kit board was
Figure 15. Evaluation Board Layout
Peregrine Specification 101/0112
designed to ease customer evaluation of the
PE4302 Digital Step Attenuator.
J9 is used in conjunction with the supplied DC
cable to supply VDD, GND, and –VDD. If use of
the internal negative voltage generator is desired,
then connect –VDD (Black banana plug) to
ground. If an external –VDD is desired, then apply
-3V.
J1 should be connected to the parallel port of a
PC with the supplied ribbon cable. The evaluation
software is written to operate the DSA in serial
mode, so Switch 7 (P/S) on the DIP switch SW1
should be ON with all other switches off. Using the
software, enable or disable each attenuation
setting to the desired combined attenuation. The
software automatically programs the DSA each
time an attenuation state is enabled or disabled.
To evaluate the Power Up options, first disconnect
the parallel ribbon cable from the evaluation
board. The parallel cable must be removed to
prevent the PC parallel port from biasing the
control pins.
Figure 16. Evaluation Board Schematic
During power up with P/S=1 high and LE=0 or P/
S=0 low and LE=1, the default power-up signal
Peregrine Specification 102/0144
attenuation is set to the value present on the six
control bits on the six parallel data inputs (C0.5 to
C0.5 C1
C2 C4
Vss/GND
C16). This allows any one of the 64 attenuation
settings to be specified as the power-up state.
During power up with P/S=0 high and LE=0, the
control bits are automatically set to one of four
possible values presented through the PUP
J4
SMA
1
C16
Z=50 Ohm
DATA
10k
10k
CLK
LE
1
2
3
4
5
C16
RFin
DATA
CLK
LE
C8
MLPQ4X4 RFout
PS
U1
GND
15
14
13
12
11
C8
Z=50 Ohm
PS
1
J5
SMA
interface. These four values are selected by the
two power-up control bits, PUP1 and PUP2, as
shown in the Table 6.
Resistor on Pin 1 & 3
A 10 k ? resistor on the inputs to Pin 1 & 3 (Figure
16) will eliminate package resonance between the
VDD
PUP1 PUP2
100 pF
RF input pin and the two digital inputs. Specified
attenuation error versus frequency performance is
dependent upon this condition.
Document No. 70-0056-04 │ www.psemi.com
Note: Resistors on pins 1 and 3 are required to avoid package
resonance and meet error specifications over frequency.
?2003-2008 Peregrine Semiconductor Corp. All rights reserved.
Page 7 of 11
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料
PDF描述
4304-00 KIT EVAL FOR PE4304 RF DSA
4305-00 KIT EVAL FOR 4305 RF DSA
4306-00 KIT EVAL FOR 4306 RF DSA
4307-00 KIT EVAL FOR 4307 RF DSA
4308-00 KIT EVAL FOR 4308 RF DSA
相关代理商/技术参数
参数描述
430200-01-0 功能描述:TERM BARRIER 1CIRC SGL ROW .4375 RoHS:是 类别:连接器,互连式 >> 接线座 - 隔板块 系列:43000 标准包装:1 系列:43000 端接块类型:阻隔块 电路数:3 导线入口数目:3 间距:0.438"(11.12mm) 行数:1 电流:20A 电压:600V 线规:12-22 AWG 顶部端子:螺钉(不包括) 底部端子:快速连接(0.250") 阻挡层类型:双壁(双) 特点:法兰 颜色:- 包装:散装 安装类型:底座安装或面板安装 工作温度:105°C 材料 - 绝缘体:聚丙烯(PP) 材料可燃性额定值:UL94 V-0
430200020 制造商:Curtis Industries 功能描述:Conn Barrier Strip 2 POS 11.11mm Solder ST Thru-Hole 20A
430200-02-0 功能描述:TERM BARRIER 2CIRC SGL ROW .4375 RoHS:是 类别:连接器,互连式 >> 接线座 - 隔板块 系列:43000 标准包装:1 系列:43000 端接块类型:阻隔块 电路数:3 导线入口数目:3 间距:0.438"(11.12mm) 行数:1 电流:20A 电压:600V 线规:12-22 AWG 顶部端子:螺钉(不包括) 底部端子:快速连接(0.250") 阻挡层类型:双壁(双) 特点:法兰 颜色:- 包装:散装 安装类型:底座安装或面板安装 工作温度:105°C 材料 - 绝缘体:聚丙烯(PP) 材料可燃性额定值:UL94 V-0
430200-03-0 功能描述:TERM BARRIER 3CIRC SGL ROW .4375 RoHS:是 类别:连接器,互连式 >> 接线座 - 隔板块 系列:43000 标准包装:1 系列:43000 端接块类型:阻隔块 电路数:5 导线入口数目:5 间距:0.438"(11.12mm) 行数:1 电流:20A 电压:600V 线规:12-22 AWG 顶部端子:螺钉 底部端子:焊接转塔 阻挡层类型:双壁(双) 特点:法兰 颜色:- 包装:散装 安装类型:通孔 工作温度:105°C 材料 - 绝缘体:聚丙烯(PP) 材料可燃性额定值:UL94 V-0
430200040 制造商:Curtis Industries 功能描述:Conn Barrier Strip 4 POS 11.11mm Solder ST Thru-Hole 20A