- 您现在的位置：买卖IC网 > Datasheet目录381 > 4305-00 (Peregrine Semiconductor)KIT EVAL FOR 4305 RF DSA Datasheet资料下载
参数资料
| 型号： | 4305-00 |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR 4305 RF DSA |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 类型： | 衰减器 |
| 频率： | 0Hz ~ 4GHz |
| 适用于相关产品： | PE4305 |
| 已供物品： | 板 |
| 其它名称： | 4305-0 4305-0-ND PE4305- EK PE4305-EK |
PE4305
Product Specification
Evaluation Kit
The Digital Attenuator Evaluation Kit board was
designed to ease customer evaluation of the
PE4305 DSA.
J9 is used in conjunction with the supplied DC cable
to supply VDD, GND, and –VDD. If use of the
internal negative voltage generator is desired, then
connect –VDD (black banana plug) to ground. If an
external –VDD is desired, then apply -3V.
J1 should be connected to the LPT1 port of a PC
with the supplied control cable. The evaluation
software is written to operate the DSA in serial
mode, so switch 7 (P/S) on the DIP switch SW1
should be ON with all other switches off. Using the
software, enable or disable each attenuation setting
to the desired combined attenuation. The software
automatically programs the DSA each time an
attenuation state is enabled or disabled.
To evaluate the Power Up options, first disconnect
the control cable from the evaluation board. The
control cable must be removed to prevent the PC
port from biasing the control pins.
During power up with P/S=1 high and LE=0 or P/S=0
low and LE=1, the default power-up signal
attenuation is set to the value present on the five
control bits on the five parallel data inputs (C0.5 to
C8). This allows any one of the 32 attenuation
settings to be specified as the power-up state.
Figure 15. Evaluation Board Layout
Peregrine Specification 101/0112
Figure 16. Evaluation Board Schematic
Peregrine Specification 102/0144
During power up with P/S=0 high and LE=0, the
C0.5
C1
C2 C4
control bits are automatically set to one of two
possible values presented through the PUP
interface. These two values are selected by the
J4
1
N/C
C8
15
C8
J5
power-up control bit, PUP2, as shown in Table 6.
Pins 1 and 7 are open and may be connected to any
bias.
SMA
1
DATA
Z=50 Ohm
10 kohm
CLK
2
3
4
RFin
DATA
CLK
U1
QFN4X4
RFout
PS
VNEG
14
13
12
PS
Z=50 Ohm
1
SMA
Resistor on Pin 3
LE
5
LE
GND
11
A 10 k ? resistor on the input to pin 3 (Figure 16) will
eliminate package resonance between the RF input
pin and the digital input. Specified attenuation error
VCC
PUP2
versus frequency performance is dependent upon
this condition.
100 pF
Note: Resistor on pin 3 is required and should be placed as close to
the part as possible to avoid package resonance and meet error
specifications over frequency.
Document No. 70-0159-06 │ www.psemi.com
?2003-2008 Peregrine Semiconductor Corp. All rights reserved.
Page 7 of 11
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| 4306-00 | KIT EVAL FOR 4306 RF DSA |
| 4307-00 | KIT EVAL FOR 4307 RF DSA |
| 4308-00 | KIT EVAL FOR 4308 RF DSA |
| 4309-00 | KIT EVAL FOR 4309 RF DSA |
| 4312-DK1 | KIT DEV OOK RECEIVER SI4312 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 4305000 | 制造商:RK ROSE+KRIEGER 功能描述:F30X60 CUT-TO-LENGTH |
| 43-05000 | 功能描述:CONN MALE M12X1 FRONT MNT 制造商:conec 系列:* 零件状态:有效 标准包装:10 |
| 430500-01-0 | 功能描述:TERM BARRIER 1CIRC SGL ROW .4375 RoHS:是 类别:连接器，互连式 >> 接线座 - 隔板块 系列:43000 标准包装:1 系列:43000 端接块类型:阻隔块 电路数:3 导线入口数目:3 间距:0.438"（11.12mm） 行数:1 电流:20A 电压:600V 线规:12-22 AWG 顶部端子:螺钉（不包括） 底部端子:快速连接（0.250"） 阻挡层类型:双壁（双） 特点:法兰 颜色:- 包装:散装 安装类型:底座安装或面板安装 工作温度:105°C 材料 - 绝缘体:聚丙烯（PP） 材料可燃性额定值:UL94 V-0 |
| 4305-0-00-15-00-00-33-0 | 制造商:Mill-Max Mfg Corp 功能描述: 制造商:Mill-Max 功能描述: |
| 430500-02-0 | 功能描述:TERM BARRIER 2CIRC SGL ROW .4375 RoHS:是 类别:连接器，互连式 >> 接线座 - 隔板块 系列:43000 标准包装:1 系列:43000 端接块类型:阻隔块 电路数:3 导线入口数目:3 间距:0.438"（11.12mm） 行数:1 电流:20A 电压:600V 线规:12-22 AWG 顶部端子:螺钉（不包括） 底部端子:快速连接（0.250"） 阻挡层类型:双壁（双） 特点:法兰 颜色:- 包装:散装 安装类型:底座安装或面板安装 工作温度:105°C 材料 - 绝缘体:聚丙烯（PP） 材料可燃性额定值:UL94 V-0 |
发布紧急采购，3分钟左右您将得到回复。