参数资料
型号: 48SD3208
厂商: Maxwell Technologies, Inc
英文描述: 256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks
中文描述: 256 MB的SDRAM的8梅格× 8位× 4,银行
文件页数: 7/39页
文件大小: 589K
代理商: 48SD3208
48SD3208
M
em
o
ry
15
All data sheets are subject to change without notice
2005 Maxwell Technologies
All rights reserved.
256Mb (8-Meg X 8-Bit X 4-Banks) SDRAM
01.10.05 Rev 2
To [ACTV]: This command makes the other bank active. ( However, an interval of t
RRD is required.)
Attempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]: These commands set the SDRAM to precharge mode. (However, an interval of t
RAS is
required.)
From READ state, command operation
To [DESL], [NOP]: These commands continue read operations until the operation is completed.
To [READ], [READ A]: Data output by the previous read command continues to be output. After CAS
latency, the data output resulting from the next command will start.
To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.
To [ACTV]: This command makes other banks bank active. (However, an interval of t
RRD is required.)
Attempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]: These commands stop a burst read, and the SDRAM enters precharge mode.
From READ with AUTO-PRECHARGE state, command operation
To [DESL], [NOP]: These commands continue read operations until the burst operation is completed, and
the SDRAM then enters precharge mode.
To [ACTV]: This command makes other banks active. (However, an interval of t
RRD is required.) Attempting
to make the currently active bank active results in an illegal command.
From WRITE state, command operation
To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.
To [READ], [READ A]: These commands stop a burst and start a read cycle.
To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.
To [ACTV]: This command makes the other bank active. (However, an interval of t
RRD is required.)
Attempting to make the currently active bank active results in an illegal command.
To [PRE], [PALL]: These commands stop burst write and the SDRAM then enters precharge mode.
From WRITE with AUTO-PRECHARGE state, command operation
To [DESL], [NOP]: These commands continue write operations until the burst is completed, and the
synchronous DRAM enters precharge mode.
To [ACTV]: This command makes the other bank active. (However, an interval of t
RRD is required.)
Attempting to make the currently active bank active result in an illegal command.
From REFRESH state, command operation
To [DESL], [NOP]: After an auto-refresh cycle (after t
RC) the SDRAM automatically enters the IDLE state.
相关PDF资料
PDF描述
48SD6404RPFE CAP 1200PF 100V CERAMIC MONO 5%
48SD6404RPFH 1500PF 100V 5% MONOLITH CERM CAP
48SD6404RPFI 256 Mb SDRAM 16-Meg X 4-Bit X 4-Banks
48SD6404RPFK 256 Mb SDRAM 16-Meg X 4-Bit X 4-Banks
48SD6404 CAP 2.2UF 50V CERAMIC MONO 20%
相关代理商/技术参数
参数描述
48SD3208RPFE 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks
48SD3208RPFH 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks
48SD3208RPFI 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks
48SD3208RPFK 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 8-Meg X 8-Bit X 4-Banks
48SD6404 制造商:MAXWELL 制造商全称:Maxwell Technologies 功能描述:256 Mb SDRAM 16-Meg X 4-Bit X 4-Banks