参数资料
型号: 550BF145M500DGR
厂商: SILICON LABORATORIES
元件分类: VCXO, clock
英文描述: VCXO, CLOCK, 145.5 MHz, LVDS OUTPUT
封装: ROHS COMPLIANT PACKAGE-6
文件页数: 9/14页
文件大小: 230K
代理商: 550BF145M500DGR
Si550
4
Rev. 0.6
Table 5. CLK± Output Phase Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 33 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.26
ps
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.27
0.26
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.32
0.26
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.40
0.27
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.49
0.28
Kv = 356 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.87
0.33
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
相关PDF资料
PDF描述
550CE016M0384DGR VCXO, CLOCK, 16.0384 MHz, CMOS OUTPUT
550CG010M000DGR VCXO, CLOCK, 10 MHz, CMOS OUTPUT
550CH048M8281DG VCXO, CLOCK, 48.8281 MHz, CMOS OUTPUT
550CH128M500DGR VCXO, CLOCK, 128.5 MHz, CMOS OUTPUT
550CJ020M000DG VCXO, CLOCK, 20 MHz, CMOS OUTPUT
相关代理商/技术参数
参数描述
550BF148M500DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 148.5MHZ VCXO LVDS 6SMD - Tape and Reel
550BF156M280DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550BF156M280DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550BF160M000DG 制造商:Silicon Laboratories Inc 功能描述:
550BF200M000DG 制造商:Silicon Laboratories Inc 功能描述: