参数资料
型号: 550CE129M288DG
厂商: SILICON LABORATORIES
元件分类: VCXO, clock
英文描述: VCXO, CLOCK, 129.288 MHz, CMOS OUTPUT
封装: ROHS COMPLIANT PACKAGE-6
文件页数: 13/14页
文件大小: 230K
代理商: 550CE129M288DG
Si550
8
Rev. 0.6
3. Ordering Information
The Si550 supports a variety of options including frequency, temperature stability, tuning slope, output format, and
number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool
and for further ordering instructions. The Si550 VCXO series is supplied in an industry-standard, RoHS compliant,
lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.
Figure 1. Part Number Convention
R = Tape & Reel
Blank = Trays
Operating Temp Range (°C)
G
–40 to +85 °C
Device Revision Letter
550 VCXO
Product Family
550
X
XXXMXXX
D
G
R
1st Option Code
VDD Output Format Output Enable Polarity
A
3.3
LVPECL
High
B
3.3
LVDS
High
C
3.3
CMOS
High
D3.3
CML
High
E
2.5
LVPECL
High
F
2.5
LVDS
High
G
2.5
CMOS
High
H2.5
CML
High
J
1.8
CMOS
High
K1.8
CML
High
M3.3
LVPECL
Low
N3.3
LVDS
Low
P3.3
CMOS
Low
Q3.3
CML
Low
R2.5
LVPECL
Low
S2.5
LVDS
Low
T2.5
CMOS
Low
U2.5
CML
Low
V1.8
CMOS
Low
W1.8
CML
Low
Note:
CMOS available to 160 MHz.
2nd Option Code
Temperature
Tuning Slope
Minimum APR
Stability
Kv
(±ppm) for VDD @
Code
± ppm (max)
ppm/V (typ)
3.3 V
2.5 V
1.8 V
A
100
180
100
75
25
B
100
90
30
Note 6
C
50
180
150
125
75
D50
90
80
30
25
E
20
45
25
Note 6
F50
135
100
75
50
G
20
356
375
300
235
H
20
180
185
145
105
J
20
135
130
104
70
K
100
356
295
220
155
M
20
33
12
Note 6
Notes:
1. For best jitter and phase noise performance, always choose the smallest Kv that meets
the application’s minimum APR requirements. Unlike SAW-based solutions which
require higher higher Kv values to account for their higher temperature dependence,
the Si55x series provides lower Kv options to minimize noise coupling and jitter in real-
world PLL designs. See AN255 and AN266 for more information.
2. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an
APR of ±25 ppm is able to lock to a clock with a ±25 ppm stability over 15 years over all
operating conditions.
3. Nominal Pull range (±) = 0.5 x VDD x tuning slope.
4. Nominal Absolute Pull Range (±APR) = Pull range – stability – lifetime aging
=0.5 x VDD x tuning slope – stability – 10 ppm
5. Minimum APR values noted above include worst case values for all parameters.
6. Combination not available.
Example Part Number: 550AF622M080DGR is a 5 x 7 mm VCXO in a 6 pad package. The nominal frequency is 622.080 MHz, with a 3.3 V supply,
LVPECL output, and Output Enable active high polarity. Temperature stability is specified as ±50 ppm and the tuning slope is 135 ppm/V. The part
is specified for a –40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.
Frequency (e.g. 622M080 is 622.080 MHz)
Available frequency range is 10 to 945 MHz, 970 to 1134, and 1213 to
1417 MHz. The position of “M” shifts to denote higher or lower
frequencies. If the frequency of interest requires greater than 6 digit
resolution, a six digit code will be assigned for the specific frequency.
相关PDF资料
PDF描述
550UDFREQBGR VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
550UFFREQBG VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
550WFFREQBGR VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
571CHAFREQDG VCXO, CLOCK, 10 MHz - 160 MHz, CMOS OUTPUT
571HGAFREQDG VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
相关代理商/技术参数
参数描述
550CE16M0384DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 16.0384MHZ VCXO CMOS 6SMD - Trays
550CE16M0384DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 16.0384MHZ VCXO CMOS 6SMD - Tape and Reel
550CE19M4400DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 19.44MHZ VCXO CMOS 6SMD - Trays
550CE19M4400DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 19.44MHZ VCXO CMOS 6SMD - Tape and Reel
550CE24M5760DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 24.576MHZ VCXO CMOS 6SMD - Trays