- 您现在的位置：买卖IC网 > PDF目录34467 > 550FF622M080DGR (SILICON LABORATORIES) VCXO, CLOCK, 622.08 MHz, LVDS OUTPUT PDF资料下载
参数资料
| 型号： | 550FF622M080DGR |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 622.08 MHz, LVDS OUTPUT |
| 封装： | ROHS COMPLIANT PACKAGE-6 |
| 文件页数： | 7/14页 |
| 文件大小： | 230K |
| 代理商： | 550FF622M080DGR |
Si550
2
Rev. 0.6
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Supply Voltage1
VDD
3.3 V option
2.97
3.3
3.63
V
2.5 V option
2.25
2.5
2.75
1.8 V option
1.71
1.8
1.89
Supply Current
IDD
Output enabled
LVPECL
CML
LVDS
CMOS
—
120
108
99
90
130
117
108
98
mA
tristate mode
—
60
75
Output Enable (OE)2
VIH
0.75 x VDD
——
V
VIL
——
0.5
Operating Temperature Range
TA
–40
—
85
°C
Notes:
1. Selectable parameter specified by part number. See 3. "Ordering Information" on page 8 for further details.
2. OE pin includes a 17 k
resistor to VDD.
Table 2. VC Control Voltage Input
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Control Voltage Tuning Slope1,2,3
KV
10 to 90% of VDD
—33
45
90
135
180
356
—
ppm/V
Control Voltage Linearity4
LVC
BSL
–5
±1
+5
%
Incremental
–10
±5
+10
Modulation Bandwidth
BW
9.3
10.0
10.7
kHz
VC Input Impedance
ZVC
500
—
k
Nominal Control Voltage
VCNOM
@ fO
—VDD/2
—
V
Control Voltage Tuning Range
VC
0VDD
V
Notes:
1. Positive slope; selectable option by part number. See 3. "Ordering Information" on page 8.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. KV variation is ±10% of typical values.
4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope
determined with VC ranging from 10 to 90% of VDD.
相关PDF资料 |
PDF描述 |
|---|---|
| 550FJ379M200DG | VCXO, CLOCK, 379.2 MHz, LVDS OUTPUT |
| 550PC160M000DG | VCXO, CLOCK, 160 MHz, CMOS OUTPUT |
| 550PE155M520DGR | VCXO, CLOCK, 155.52 MHz, CMOS OUTPUT |
| 550PK013M450DGR | VCXO, CLOCK, 13.45 MHz, CMOS OUTPUT |
| 550UA155M520BG | VCXO, CLOCK, 155.52 MHz, LVCMOS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 550FG500M000DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 500MHZ VCXO LVDS 6SMD - Trays |
| 550FG500M000DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 500MHZ VCXO LVDS 6SMD - Tape and Reel |
| 550FH200M000DG | 功能描述:标准时钟振荡器 SINGLE VCXO 6 PIN 0.5PS RS JTR RoHS:否 制造商:AVX 产品:Standard Clock Oscillators 封装 / 箱体:7 mm x 5 mm 频率:75 MHz 频率稳定性:50 PPM 电源电压:2.5 V 负载电容: 端接类型:SMD/SMT 最小工作温度:0 C 最大工作温度:+ 70 C 输出格式:LVDS 尺寸: 封装:Reel 系列: |
| 550FH200M000DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 550FH500M000DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 500MHZ VCXO LVDS 6-PIN SMD - Trays |
发布紧急采购，3分钟左右您将得到回复。