- 您现在的位置：买卖IC网 > PDF目录298396 > 557G-08 (INTEGRATED DEVICE TECHNOLOGY INC) 557 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF资料下载
参数资料
| 型号： | 557G-08 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 557 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封装： | 0.173 INCH, TSSOP-16 |
| 文件页数： | 6/12页 |
| 文件大小： | 256K |
| 代理商： | 557G-08 |
ICS557-08
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS
PCIE MULTIPLEXER
IDT / ICS 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS
3
ICS557-08
REV H 051310
Application Information
Decoupling Capacitors
As with any high-performance mixed-signal IC, the
ICS557-08 must be isolated from system power supply
noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD and the PCB ground plane.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
Each 0.01F decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers (the ferrite bead and bulk decoupling capacitor can be
mounted on the back). Other signal traces should be routed
away from the ICS557-08.
This includes signal traces just underneath the device, or on
layers adjacent to the ground plane layer used by the device.
External Components
A minimum number of external components are required for
proper operation. Decoupling capacitors of 0.01
F should
be connected between VDD and GND pins as close to the
device as possible.
Current Reference Source Rr (Iref)
If board target trace impedance (Z) is 50
, then Rr = 475
(1%), providing IREF of 2.32 mA, output current (IOH) is
equal to 6*IREF.
Load Resistors RL
Since the clock outputs are open source outputs, 50
external resistors to ground are to be connected at each
clock output.
Output Termination
The PCI-Express differential clock outputs of the ICS557-08
are open source drivers and require an external series
resistor and a resistor to ground. These resistor values and
their allowable locations are shown in detail in the
PCI-Express Layout Guidelines section.
The ICS557-08 can also be configured for LVDS compatible
voltage levels. See the LVDS Compatible Layout
Guidelines section.
相关PDF资料 |
PDF描述 |
|---|---|
| 558084-1 | 6 CONTACT(S), FEMALE, POWER CONNECTOR, SOLDER, RECEPTACLE |
| 55813-003 | INTERCONNECTION DEVICE |
| 55900-1011 | 10 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SURFACE MOUNT, RECEPTACLE |
| 55900-1091 | 10 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SURFACE MOUNT, RECEPTACLE |
| 55SB-ER2 | T-1 3/4 SINGLE COLOR LED, RED, 5 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 557G-08LF | 功能描述:编码器、解码器、复用器和解复用器 PCI-EXPRESS CLOCK MUX (2:1) RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| 557G-08LFT | 功能描述:时钟驱动器及分配 PCI-EXPRESS CLOCK MUX (2:1) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| 557GI-03LF | 功能描述:时钟发生器及支持产品 PCI-EXPRESS CLOCK SOURCE RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 557GI-03LFT | 功能描述:时钟发生器及支持产品 PCI-EXPRESS CLOCK SOURCE RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 557GI-05A | 制造商:ICS 制造商全称:ICS 功能描述:Quad Differential PCI-Express Clock Source |
发布紧急采购，3分钟左右您将得到回复。