- 您现在的位置：买卖IC网 > PDF目录116765 > 571ACC000107DG (SILICON LABORATORIES) VCXO, CLOCK, 10 MHz - 280 MHz, LVPECL OUTPUT PDF资料下载
参数资料
| 型号： | 571ACC000107DG |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 10 MHz - 280 MHz, LVPECL OUTPUT |
| 封装： | ROHS COMPLIANT PACKAGE-8 |
| 文件页数： | 8/30页 |
| 文件大小： | 361K |
| 代理商： | 571ACC000107DG |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Si570/Si571
16
Rev. 1.1
3.2. I2C Interface
The control interface to the Si570 is an I2C-compatible
2-wire bus for bidirectional communication. The bus
consists of a bidirectional serial data line (SDA) and a
serial clock input (SCL). Both lines must be connected
to the positive supply via an external pullup.Fast mode
operation is supported for transfer rates up to 400 kbps
as specified in the I2C-Bus Specification standard.
Figure 5 shows the command format for both read and
write access. Data is always sent MSB. Data length is 1
byte. Read and write commands support 1 or more data
bytes as illustrated. The master must send a Not
Acknowledge and a Stop after the last read data byte to
terminate the read command. The timing specifications
and timing diagram for the I2C bus can be found in the
I2C-Bus Specification standard (fast mode operation).
The device I2C address is specified in the part number.
Figure 5. I2C Command Format
From master to slave
From slave to master
A – Acknowledge (SDA LOW)
N – Not Acknowledge (SDA HIGH).
Required after the last data byte to signal the end of the read comand to the slave.
S – START condition
P – STOP condition
P
A
Byte Address
A
S Slave Address 0
Data
Write Command
(Optional 2nd data byte and acknowledge illustrated)
A
Byte Address
A
S Slave Address 0
S Slave Address 1
A
Data
A
Data
N P
Read Command
(Optional data byte and acknowledge before the last data byte and not acknowledge illustrated)
相关PDF资料 |
PDF描述 |
|---|---|
| 571AEB000164DG | VCXO, CLOCK, 10 MHz - 810 MHz, LVPECL OUTPUT |
| 5G14E-150N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 5G14F-150M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 5G42B-80M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G42D-200N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 571ACC000160DG | 制造商:Silicon Laboratories Inc 功能描述: |
| 571ACC000537DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
| 571ACC000537DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 571ACC000586DG | 功能描述:VCXO振荡器 PRGRMMBL VCXO 8 PIN 0.5PS RMS JTR RoHS:否 制造商:Fox 封装 / 箱体:5 mm x 3.2 mm 频率:19.2 Mhz 频率稳定性:2.5 PPM 输出格式: 封装:Reel 电源电压:3 V 端接类型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作温度:- 20 C 最大工作温度:+ 75 C |
| 571ADA000105DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
发布紧急采购，3分钟左右您将得到回复。