- 您现在的位置：买卖IC网 > PDF目录116765 > 571AEB000164DG (SILICON LABORATORIES) VCXO, CLOCK, 10 MHz - 810 MHz, LVPECL OUTPUT PDF资料下载
参数资料
| 型号： | 571AEB000164DG |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 10 MHz - 810 MHz, LVPECL OUTPUT |
| 封装： | ROHS COMPLIANT PACKAGE-8 |
| 文件页数： | 2/30页 |
| 文件大小： | 361K |
| 代理商： | 571AEB000164DG |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Si570/Si571
10
Rev. 1.1
Phase Jitter (RMS)1,2,3
for FOUT of 125 to
500 MHz
φJ
Kv = 33 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.37
0.33
—
ps
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.37
0.33
—
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.43
0.34
—
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.50
0.34
—
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.59
0.35
—
Kv = 356 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
1.00
0.39
—
Table 7. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Period Jitter*
JPER
RMS
—
2
—
ps
Peak-to-Peak
—
14
—
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to “AN279: Estimating Period Jitter
from Phase Noise” for further information.
Table 6. CLK± Output Phase Jitter (Si571) (Continued)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
4. Single ended mode: CMOS. Refer to the following application notes for further information:
“AN255: Replacing 622 MHz VCSO Device with the Si55x VCXO”
“AN256: Integrated Phase Noise”
“AN266: VCXO Tuning Slope (Kv), Stability, and Absolute Pull Range (APR)”
相关PDF资料 |
PDF描述 |
|---|---|
| 5G14E-150N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 5G14F-150M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 5G42B-80M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G42D-200N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G42E-150T-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 571AEB000299DG | 功能描述:VCXO振荡器 PRGRMMBL VCXO 8 PIN 0.5PS RS JTR RoHS:否 制造商:Fox 封装 / 箱体:5 mm x 3.2 mm 频率:19.2 Mhz 频率稳定性:2.5 PPM 输出格式: 封装:Reel 电源电压:3 V 端接类型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作温度:- 20 C 最大工作温度:+ 75 C |
| 571AEB000299DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 571AEB000303DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 312.5MHZ VCXO LVPECL 6-PIN SMD - Tape and Reel |
| 571AEB000367DG | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 400MHZ VCXO LVPECL 6-PIN SMD - Trays |
| 571AEB000367DGR | 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 400MHZ VCXO LVPECL 6-PIN SMD - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。