参数资料
型号: 571EHAFREQDGR
厂商: SILICON LABORATORIES
元件分类: VCXO, clock
英文描述: VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT
封装: ROHS COMPLIANT PACKAGE-8
文件页数: 25/26页
文件大小: 315K
代理商: 571EHAFREQDGR
Si570/Si571
8
Rev. 0.31
Table 6. CLK± Output Phase Jitter (Si571)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Phase Jitter (RMS)1,2,3
for FOUT > 500 MHz
φ
J
Kv = 33 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.26
ps
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.27
0.26
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.32
0.26
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.40
0.27
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.49
0.28
Kv = 356 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
0.87
0.33
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
相关PDF资料
PDF描述
571HHAFREQDGR VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT
571NJAFREQDG VCXO, CLOCK, 10 MHz - 945 MHz, LVDS OUTPUT
550MD200M000DGR VCXO, CLOCK, 200 MHz, LVPECL OUTPUT
550ME622M080DGR VCXO, CLOCK, 622.08 MHz, LVPECL OUTPUT
550FA156M520DGR VCXO, CLOCK, 156.52 MHz, LVDS OUTPUT
相关代理商/技术参数
参数描述
571EJB000634DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
571EJB000634DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
571FAA000742DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
571FAA000742DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
571FBA000103DG 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 155.52MHZ VCXO LVDS 6-PIN SMD - Trays