参数资料
型号: 5M1270ZF256C4N
厂商: Altera
文件页数: 7/30页
文件大小: 0K
描述: IC MAX V CPLD 1270 LE 256-FBGA
产品培训模块: Max V Overview
特色产品: MAX? V CPLDs
标准包装: 90
系列: MAX® V
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 6.2ns
电压电源 - 内部: 1.71 V ~ 1.89 V
逻辑元件/逻辑块数目: 1270
宏单元数: 980
输入/输出数: 211
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-BGA(17x17)
包装: 托盘
Chapter 3: DC and Switching Characteristics for MAX V Devices
Operating Conditions
Table 3–9. 1.5-V I/O Specifications for MAX V Devices
3–7
Symbol
V CCIO
V IH
V IL
V OH
V OL
Parameter
I/O supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –2 mA (1)
IOL = 2 mA (1)
Minimum
1.425
0.65 × V CCIO
–0.3
0.75 × V CCIO
Maximum
1.575
V CCIO + 0.3 (2)
0.35 × V CCIO
0.25 × V CCIO
Unit
V
V
V
V
V
Notes to Table 3–9 :
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the
(2) This maximum V IH reflects the JEDEC specification. The MAX V input buffer can tolerate a V IH maximum of 4.0, as specified by the V I parameter
Table 3–10. 1.2-V I/O Specifications for MAX V Devices
Symbol
V CCIO
V IH
V IL
V OH
V OL
Parameter
I/O supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –2 mA (1)
IOL = 2 mA (1)
Minimum
1.14
0.8 × V CCIO
–0.3
0.75 × V CCIO
Maximum
1.26
V CCIO + 0.3
0.25 × V CCIO
0.25 × V CCIO
Unit
V
V
V
V
V
Note to Table 3–10 :
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the
Table 3–11. 3.3-V PCI Specifications for MAX V Devices (Note 1)
Symbol
V CCIO
V IH
V IL
V OH
V OL
Parameter
I/O supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –500 μA
IOL = 1.5 mA
Minimum
3.0
0.5 × V CCIO
–0.5
0.9 × V CCIO
Typical
3.3
Maximum
3.6
V CCIO + 0.5
0.3 × V CCIO
0.1 × V CCIO
Unit
V
V
V
V
V
Note to Table 3–11 :
(1) 3.3-V PCI I/O standard is only supported in Bank 3 of the 5M1270Z and 5M2210Z devices.
Table 3–12. LVDS Specifications for MAX V Devices (Note 1)
Symbol
V CCIO
V OD
V OS
Parameter
I/O supply voltage
Differential output voltage swing
Output offset voltage
Conditions
Minimum
2.375
247
1.125
Typical
2.5
1.25
Maximum
2.625
600
1.375
Unit
V
mV
V
Note to Table 3–12 :
(1) Supports emulated LVDS output using a three-resistor network (LVDS_E_3R).
May 2011
Altera Corporation
相关PDF资料
PDF描述
VI-2TX-CY-F3 CONVERTER MOD DC/DC 5.2V 50W
AP1117D50L-13 IC REG LDO 5V 1A TO-252
A221M15X7RL5UAA CAP CER 220PF 500V 20% X7R AXIAL
GEC10DRYH CONN EDGECARD 20POS DIP .100 SLD
A271K15X7RL5TAA CAP CER 270PF 500V 10% X7R AXIAL
相关代理商/技术参数
参数描述
5M1270ZF256C5 制造商:Altera Corporation 功能描述:IC CPLD 980MC 6.2NS 256FBGA
5M1270ZF256C5N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX V 980 Macro 211 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M1270ZF256I5 制造商:Altera Corporation 功能描述:IC MAX V CPLD
5M1270ZF256I5N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX V 980 Macro 211 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M1270ZF324A5N 功能描述:CPLD - 复杂可编程逻辑器件 980 Macrocells Flash 271 IOs 1.8 V 2 mA RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100