参数资料
型号: 5M80ZM64I5N
厂商: Altera
文件页数: 7/30页
文件大小: 0K
描述: IC MAX V CPLD 80 LE 64-MBGA
产品培训模块: Max V Overview
特色产品: MAX? V CPLDs
标准包装: 490
系列: MAX® V
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 1.71 V ~ 1.89 V
逻辑元件/逻辑块数目: 80
宏单元数: 64
输入/输出数: 30
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 64-TFBGA
供应商设备封装: 64-MBGA(4.5x4.5)
包装: 托盘
Chapter 3: DC and Switching Characteristics for MAX V Devices
Operating Conditions
Table 3–9. 1.5-V I/O Specifications for MAX V Devices
3–7
Symbol
V CCIO
V IH
V IL
V OH
V OL
Parameter
I/O supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –2 mA (1)
IOL = 2 mA (1)
Minimum
1.425
0.65 × V CCIO
–0.3
0.75 × V CCIO
Maximum
1.575
V CCIO + 0.3 (2)
0.35 × V CCIO
0.25 × V CCIO
Unit
V
V
V
V
V
Notes to Table 3–9 :
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the
(2) This maximum V IH reflects the JEDEC specification. The MAX V input buffer can tolerate a V IH maximum of 4.0, as specified by the V I parameter
Table 3–10. 1.2-V I/O Specifications for MAX V Devices
Symbol
V CCIO
V IH
V IL
V OH
V OL
Parameter
I/O supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –2 mA (1)
IOL = 2 mA (1)
Minimum
1.14
0.8 × V CCIO
–0.3
0.75 × V CCIO
Maximum
1.26
V CCIO + 0.3
0.25 × V CCIO
0.25 × V CCIO
Unit
V
V
V
V
V
Note to Table 3–10 :
(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the
Table 3–11. 3.3-V PCI Specifications for MAX V Devices (Note 1)
Symbol
V CCIO
V IH
V IL
V OH
V OL
Parameter
I/O supply voltage
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Conditions
IOH = –500 μA
IOL = 1.5 mA
Minimum
3.0
0.5 × V CCIO
–0.5
0.9 × V CCIO
Typical
3.3
Maximum
3.6
V CCIO + 0.5
0.3 × V CCIO
0.1 × V CCIO
Unit
V
V
V
V
V
Note to Table 3–11 :
(1) 3.3-V PCI I/O standard is only supported in Bank 3 of the 5M1270Z and 5M2210Z devices.
Table 3–12. LVDS Specifications for MAX V Devices (Note 1)
Symbol
V CCIO
V OD
V OS
Parameter
I/O supply voltage
Differential output voltage swing
Output offset voltage
Conditions
Minimum
2.375
247
1.125
Typical
2.5
1.25
Maximum
2.625
600
1.375
Unit
V
mV
V
Note to Table 3–12 :
(1) Supports emulated LVDS output using a three-resistor network (LVDS_E_3R).
May 2011
Altera Corporation
相关PDF资料
PDF描述
174-E37-213R141 CONN DB37 FMALE .370" R/A NKL
V375A8E400BL3 CONVERTER MOD DC/DC 8V 400W
GSA36DTAT-S273 CONN EDGECARD 72POS R/A .125 SLD
T491C685M020AT CAP TANT 6.8UF 20V 20% 2312
GBC28DCSN CONN EDGECARD 56POS DIP .100 SLD
相关代理商/技术参数
参数描述
5M80ZM6815N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:DC and Switching Characteristics for MAX V Devices
5M80ZM68A5N 功能描述:CPLD - 复杂可编程逻辑器件 64 Macrocells Flash 52 IOs 1.8 V 25 uA RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M80ZM68C4 制造商:Altera Corporation 功能描述: 制造商:Altera Corporation 功能描述:IC CPLD 64MC 7.5NS 68MBGA 制造商:Altera Corporation 功能描述:IC MAX V CPLD 68MBGA
5M80ZM68C4N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX V 64 Macro 52 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M80ZM68C5 制造商:Altera Corporation 功能描述:IC MAX V CPLD