- 您现在的位置：买卖IC网 > PDF目录68811 > 71M6533H-IGTR/F (TERIDIAN SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | 71M6533H-IGTR/F |
| 厂商： | TERIDIAN SEMICONDUCTOR CORP |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 封装： | LEAD FREE, LQFP-100 |
| 文件页数： | 2/124页 |
| 文件大小： | 2008K |
| 代理商： | 71M6533H-IGTR/F |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
10
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
1.2
Analog Front End (AFE)
The AFE of the 71M6533/71M6534 consists of an input multiplexer, a delta-sigma A/D converter and a
voltage reference.
1.2.1
Signal Input Pins
All analog signal input pins are sensitive to voltage. The VA, VB, and VC pins are single-ended. Pins
IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN can be programmed individually to be differential or single-ended.
The differential signal is applied between the InP and InN input pins. Single-ended signals are applied to
the InP input while the common signal, return, is the V3P3A pin. When using the differential mode, inputs
can be chopped, i.e. a connection from V3P3A to InP or InN alternates in each multiplexer cycle.
1.2.2
Input Multiplexer
The input multiplexer applies the input signals from the pins IAP/IAN, VA, IBP/IBN, VB, ICP/ICN, VC, and
IDP/IDN to the input of the ADC. Additionally, using the alternate multiplexer selection, it has the ability to
select temperature and the battery voltage. One input is applied per time slot.
The multiplexer can implement from one to 10 time slots (states) per frame as controlled by the I/O RAM
register MUX_DIV. The multiplexer always starts at state 1 and proceeds until as many states as defined
by MUX_DIV have been converted.
The multiplexer can be operated in two modes:
During a normal multiplexer cycle (MUX_ALT = 0), the signals selected in the SLOTn_SEL registers (I/O
RAM) are processed. These are typically the signals from the IA, IB, IC, ID and VA, VB, and VC pins.
During the alternate multiplexer cycle (MUX_ALT = 1), the signals selected in the SLOTn_SEL registers (I/O
RAM) are processed. These signals typically comprise the temperature signal (TEMP), the battery moni-
tor (VBAT) and some of the voltage signals such as VA, VB, and VC. To prevent unnecessary drainage
on the battery, the battery monitor is enabled only with the BME bit (0x2020[6]) in the I/O RAM.
The alternate multiplexer cycles are usually performed infrequently (every second or so) by the MPU. In
order to prevent disruption of the voltage tracking mechanism and voltage allpass networks of the CE,
VA, VB, and VC are not replaced in the alternate cycles.
The current inputs can be configured to be used in differential mode, using the pin pairs IAP/IAN,
IBP/IBN, ICP/ICN, and IDP/IDN. The fourth current input is available to support measurement of a fourth
or neutral phase.
In a typical application, IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN are connected to current transformers
that sense the current on each phase of the line voltage. VA, VB, and VC are typically connected to the
phase voltages via resistor dividers.
Multiplexer advance, FIR initiation and VREF chopping are controlled by the internal MUX_CTRL signal.
Additionally, MUX_CTRL launches each pass through the CE program. Conceptually, MUX_CTRL is
clocked by CK32, the 32768Hz clock from the PLL block. The behavior of MUX_CTRL is governed by
MUX_ALT, EQU, CHOP_E, and MUX_DIV.
The MUX_ALT bit requests an alternative multiplexer frame. The bit may be asserted on any MPU cycle
and may be subsequently deasserted on any cycle including the next one. A rising edge on MUX_ALT
will cause MUX_CTRL to wait until the next multiplexer frame and implement a single alternate multiplex-
er frame.
The inputs converted during normal and alternate frames are selectable using the pointers to signals.
SLOTn_SEL selects the input signal for the nth state in a standard multiplexer frame, while SLOTn_ALTSEL
selects the input for the nth state in an alternate multiplexer frame. For example, if SLOT0_SEL contains 0
and SLOT1_SEL contains 1, signal selection 0, equivalent to IA (see Table 1), will be applied for the first
time slot, while signal 1, equivalent to VA, will be applied for the second time slot. See Table 1 for a typi-
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6533H-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6533-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6533-IGT/F | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533-IGT/F1 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533-IGTR/F | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533-IGTR/F1 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6533-IGTR/F2 | 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。