- 您现在的位置：买卖IC网 > Datasheet目录299 > 71M6545-IGT/F (Maxim Integrated)IC ENERGY METERING Datasheet资料下载
参数资料
| 型号： | 71M6545-IGT/F |
| 厂商： | Maxim Integrated |
| 文件页数： | 18/133页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING |
| 标准包装： | 160 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
71M6545/71M6545H Data Sheet
PDS_6545_009
?
?
FIR_LEN[1:0] ( I/O RAM 0x210C[2:1] )
ADC_DIV ( I/O RAM 0x2200[5] )
The duration of each multiplexer state depends on the number of ADC samples processed by the FIR as
determined by the FIR_LEN[1:0] (I/O RAM 0x210C[2:1] control field. Each multiplexer state starts on the
rising edge of CK32, the 32-kHz clock.
It is required that MUX_DIV[3:0] (I/O RAM 0x2100[7:4]) be set to zero while changing the ADC
configuration to minimize system transients. After all configuration bits are set, MUX_DIV[3:0]
should be set to the required value.
The duration of each time slot in CK32 cycles depends on FIR_LEN[1:0], ADC_DIV and PLL_FAST :
Time_Slot_Duration ( PLL_FAST = 1) = ( FIR_LEN[1:0] +1) * ( ADC_DIV +1)
Time_Slot_Duration ( PLL_FAST = 0) = 3*( FIR_LEN[1:0] +1) * ( ADC_DIV +1)
The duration of a multiplexer frame in CK32 cycles is:
MUX_Frame_Duration = 3-2* PLL_FAST + Time_Slot_Duration * MUX_DIV[3:0]
The duration of a multiplexer frame in CK_FIR cycles is:
MUX frame duration (CK_FIR cycles) =
[3-2* PLL_FAST + Time_Slot_Duration * MUX_DIV ] * (48+ PLL_FAST *102)
The ADC conversion sequence is programmable through the MUXn_SEL control fields ( I/O RAM 0x2100
to 0x2105 ). As stated above, there are up to eleven ADC time slots in the 71M6545/H, as set by
MUX_DIV[3:0] ( I/O RAM 0x2100[7:4] ). In the expression MUXn_SEL[3:0] = x, ‘n’ refers to the multiplexer
frame time slot number and ‘x’ refers to the desired ADC input number or ADC handle (i.e., IADC0 to VADC10,
or simply 0 to 10 decimal). Thus, there are a total of 11 valid ADC handles in the 71M6545/H devices. For
example, if MUX0_SEL[3:0] = 0, then IADC0, corresponding to the sample from the IADC0-IADC1 input
(configured as a differential input), is positioned in the multiplexer frame during time slot 0. See Table 1 and
Table 2 for the appropriate MUXn_SEL[3:0] settings and other settings applicable to a particular meter
configuration and CE code.
Note that when the remote sensor interface is enabled, the samples corresponding to the remote
sensor currents do not pass through the 71M6545/H multiplexer. The sampling of the remote current
sensors occurs in the second half of the multiplexer frame. The VA, VB and VC voltages are assigned
the last three slots in the frame. With this slot assignment for VA, VB and VC, the sampling of the
corresponding remote sensor currents bears a precise timing relationship to their corresponding phase
voltages, and delay compensation is accurately performed (see 2.2.3 Delay Compensation on page 19 ).
Also when using remote sensors, it is necessary to introduce unused slots to realize the number of
slots specified by the MUX_DIV[3:0] ( I/O RAM 0x2100[7:4] ) field setting (see Figure 4 and Figure 5 ). The
MUXn_SEL[3:0] control fields for these unused (“dummy”) slots must be written with a valid ADC handle
(i.e., 0 to 10 decimal) that is not otherwise being used. In this manner, the unused ADC handle, is used
as a “dummy” place holder in the multiplexer frame, and the correct duration multiplexer frame
sequence is generated and also the desired sample rate. The resulting sample data stored in the CE
RAM location corresponding to the “dummy” ADC handle is ignored by the CE code. Meanwhile, the
digital isolation interface takes care of automatically storing the samples for the remote current sensors
in the appropriate CE RAM locations.
Delay compensation and other functions in the CE code require the settings for MUX_DIV[3:0],
MUXn_SEL[3:0], RMT_E, FIR_LEN[1:0], ADC_DIV and PLL_FAST to be fixed for a given CE code.
Refer to Table 1 and Table 2 for the settings that are applicable to the 71M6545/H.
Table 3 summarizes the I/O RAM registers used for configuring the multiplexer, signals pins, and ADC.
All listed registers are 0 after reset and wake from SLP mode, and are readable and writable.
18
v2
相关PDF资料 |
PDF描述 |
|---|---|
| 720-10007-00300 | CBL D-SUB 9PIN FMAL-25PIN FML 3M |
| 720-10010-00025 | CBL DSUB 9PIN FML-25PIN MAL .25M |
| 720-10020-00300 | CBL DSUB 9PIN FML-9PIN MALE 3M |
| 720-10021-00300 | CBL DSUB 9PIN FML-9PIN FEMAL 3M |
| 72231-0881 | 8 POS T/P SHLD 4 GR ASSY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6545-IGTR/F | 功能描述:计量片上系统 - SoC Metrology Proc. (3P 64K Flsh .1%) RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6545T-IGT/F | 制造商:Maxim Integrated Products 功能描述:METROLOGY PROCESSORS - Rail/Tube |
| 71M6545T-IGTR/F | 制造商:Maxim Integrated Products 功能描述:3-PHASE AFE, 32KB FLASH, PRES TEMP SENSOR - Tape and Reel |
| 71M6601 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:On-Chip Temperature Sensor Enables Localized Digital Temperature On-Chip Power Monitoring |
| 71M6601-IF | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:On-Chip Temperature Sensor Enables Localized Digital Temperature On-Chip Power Monitoring |
发布紧急采购，3分钟左右您将得到回复。