- 您现在的位置：买卖IC网 > PDF目录222828 > 7204L20PDGB (INTEGRATED DEVICE TECHNOLOGY INC) 4K X 9 OTHER FIFO, 20 ns, PDIP28 PDF资料下载
参数资料
| 型号： | 7204L20PDGB |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | FIFO |
| 英文描述： | 4K X 9 OTHER FIFO, 20 ns, PDIP28 |
| 封装： | GREEN, PLASTIC, DIP-28 |
| 文件页数： | 11/14页 |
| 文件大小： | 114K |
| 代理商： | 7204L20PDGB |
6
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IDT7203/7204/7205/7206/7207/7208 CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
OCTOBER 22, 2008
loaded(seeOperatingModes).TheSingleDeviceModeisinitiatedbygrounding
the Expansion In (
XI).
The IDT7203/7204/7205/7206/7207/7208 can be made to retransmit data
when the Retransmit Enable Control (
RT) input is pulsed LOW. A retransmit
operationwillsettheinternalreadpointertothefirstlocationandwillnotaffectthe
writepointer. ThestatusoftheFlagswillchangedependingontherelativelocations
of the read and write pointers. Read Enable (
R) and Write Enable (W) must be
intheHIGHstateduringretransmit. Thisfeatureisusefulwhenlessthan2,048/
4,096/8,192/16,384/32,768/65,536writesareperformedbetweenresets. The
retransmitfeatureisnotcompatiblewiththeDepthExpansionMode.
EXPANSION IN (
XI)—Thisinputisadual-purposepin. ExpansionIn(XI)
isgroundedtoindicateanoperationinthesingledevicemode. ExpansionIn(
XI)
isconnectedtoExpansionOut(
XO)ofthepreviousdeviceintheDepthExpansion
or Daisy-Chain Mode.
OUTPUTS:
FULL FLAG
( FF)—TheFullFlag(FF)willgoLOW,inhibitingfurtherwrite
operations,whenthedeviceisfull. IfthereadpointerisnotmovedafterReset(
RS),
the Full Flag (
FF) will go LOW after 2,048/4,096/8,192/16,384/32,768/65,536
writes.
EMPTY FLAG (
EF)—TheEmptyFlag(EF)willgoLOW,inhibitingfurther
readoperations,whenthereadpointerisequaltothewritepointer,indicatingthat
thedeviceisempty.
EXPANSIONOUT/HALF-FULLFLAG(
XO/HF)—Thisisadual-purpose
output. Inthesingledevicemode,whenExpansionIn(
XI)isgrounded,thisoutput
actsasanindicationofahalf-fullmemory.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
the Half-Full Flag (
HF)willbesettoLOWandwillremainsetuntilthedifference
betweenthewritepointerandreadpointerislessthanorequaltoonehalfofthe
totalmemoryofthedevice. TheHalf-FullFlag(
HF)isthenresetbytherisingedge
of the read operation.
IntheDepthExpansionMode,ExpansionIn(
XI)isconnectedtoExpansion
Out (
XO) of the previous device. This output acts as a signal to the next device
intheDaisyChainbyprovidingapulsetothenextdevicewhenthepreviousdevice
reaches the last location of memory. There will be an
XOpulsewhentheWrite
pointerreachesthelastlocationofmemory,andanadditional
XOpulsewhenthe
Readpointerreachesthelastlocationofmemory.
DATA OUTPUTS (Q0-Q8) — Q0-Q8 are data outputs for 9-bit wide data.
Theseoutputsareinahigh-impedanceconditionwheneverRead(
R)isinaHIGH
state.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0–D8)
— Data inputs for 9-bit wide data.
CONTROLS:
RESET (
RS ) — Reset is accomplished whenever the Reset (RS) input is
takentoaLOWstate. Duringreset,bothinternalreadandwritepointersareset
tothefirstlocation.Aresetisrequiredafterpower-upbeforeawriteoperationcan
take place. Both the Read Enable (
R) and Write Enable (W) inputs must
be in the HIGH state during the window shown in Figure 2 (i.e. tRSS before
the rising edge of
RS) and should not change until tRSR after the rising
edge of
RS.
WRITE ENABLE (
W ) — A write cycle is initiated on the falling edge of this
inputiftheFullFlag(
FF)isnotset.Dataset-upandholdtimesmustbeadhered-
to,withrespecttotherisingedgeoftheWriteEnable(
W).DataisstoredintheRAM
array sequentially and independently of any on-going read operation.
Afterhalfofthememoryisfilled,andatthefallingedgeofthenextwriteoperation,
theHalf-FullFlag(
HF)willbesettoLOW,andwillremainsetuntilthedifference
betweenthewritepointerandreadpointerisless-thanorequaltoone-halfofthe
totalmemoryofthedevice.TheHalf-FullFlag(
HF)isthenresetbytherisingedge
of the read operation.
To prevent data overflow, the Full Flag (
FF)willgoLOWonthefallingedge
ofthelastwritesignal,whichinhibitsfurtherwriteoperations. Uponthecompletion
of a valid read operation, the Full Flag (
FF) will go HIGH after tRFF, allowing a
newvalidwritetobegin.WhentheFIFOisfull,theinternalwritepointerisblocked
from
W, so external changes inW will not affect the FIFO when it is full.
READENABLE(
R)—A readcycleisinitiatedonthefallingedgeoftheRead
Enable (
R), provided the Empty Flag (EF) is not set. The data is accessed on
aFirst-In/First-Outbasis,independentofanyongoingwriteoperations. AfterRead
Enable (
R) goes HIGH, the Data Outputs (Q0 through Q8) will return to a high-
impedanceconditionuntilthenextReadoperation. Whenallthedatahasbeen
read from the FIFO, the Empty Flag (
EF) will go LOW, allowing the “final” read
cyclebutinhibitingfurtherreadoperations,withthedataoutputsremaininginahigh-
impedancestate.Onceavalidwriteoperationhasbeenaccomplished,theEmpty
Flag (
EF) will go HIGH after tWEF and a valid Read can then begin. When the
FIFOisempty,theinternalreadpointerisblockedfrom
Rsoexternalchangeswill
not affect the FIFO when it is empty.
FIRST LOAD/RETRANSMIT (
FL/RT ) — This is a dual-purpose input. In
theDepthExpansionMode,thispinisgroundedtoindicatethatitisthefirstdevice
相关PDF资料 |
PDF描述 |
|---|---|
| 72290-001 | 15 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 72290-002 | 15 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| 7236 | CABLE TERMINATED, MALE, BNC CONNECTOR, CRIMP |
| 72605-702 | 30 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, RECEPTACLE |
| 72800-212 | 24 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 7204L20SO | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 7204L20SO8 | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 7204L20TDB | 功能描述:IC MEM FIFO 4K X 9 ASYNC 28CDIP 制造商:idt, integrated device technology inc 系列:7200 包装:管件 零件状态:有效 存储容量:36K（4K x 9） 功能:异步 数据速率:33.3MHz 访问时间:20ns 电压 - 电源:4.5 V ~ 5.5 V 电流 - 电源（最大值）:150mA 总线方向:单向 扩充类型:深度，宽度 可编程标志支持:无 中继能力:是 FWFT 支持:无 工作温度:-55°C ~ 125°C 安装类型:通孔 封装/外壳:28-CDIP（0.300"，7.62mm） 供应商器件封装:28-CDIP 标准包装:13 |
| 7204L20TP | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 7204L25J | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
发布紧急采购，3分钟左右您将得到回复。