- 您现在的位置：买卖IC网 > PDF目录16278 > 73S8010C-DB (Maxim Integrated Products)BOARD DEMO 73S8010C 28-SOIC PDF资料下载
参数资料
| 型号： | 73S8010C-DB |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 6/27页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 73S8010C 28-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
73S8010C Data Sheet
DS_8010C_024
14
Rev. 1.5
A power-on-reset (POR) event will reset all of the control and status registers to their default states. A VDD fault
event does not reset these registers, but it will signal an interrupt condition and by the action of the timer that
creates interval “t1,” will not clear the interrupt until VDD is valid for at least the t1 time. The VDD fault can be
considered valid for VDD as low as 1.5 to 1.8 volts. At the lower range of the VDD fault, POR will be asserted.
11 Warm Reset
The 73S8010C automatically asserts a warm reset to the card when instructed through bit 1 of the I
2C Control
register (Warm Reset bit). The warm reset length is automatically defined as 42,000 card clock cycles. The bit
Warm Reset is automatically reset when the card starts answering or when the card is declared mute.
Figure 9: Warm Reset operation
12 I/O Timing
The states of the I/O, AUX1, and AUX2 pins are low after power on reset and they are high when the
activation sequencer turns on the I/O reception state. See Section 8 Activation Sequence for more
details on when the I/O reception is enabled.
The states of I/OUC, AUX1UC, and AUX2UC are high after power on reset. When the control I/O enable
bit (bit 7 of the Control register) is set, the first I/O line on which a falling edge is detected becomes the
input I/O line and the other becomes the output I/O line. When the input I/O line rising edge is detected
then both I/O lines return to their neutral state. The delay between the I/O signals is shown in Figure 10.
Figure 10: I/O Timing
Warm Reset
(bit 1)
RST
t1
t2
t3
IO
t1 > 1.5 s, Warm Reset Starts
t2 = 42000 card clock cycles, End of Warm Reset
t3 = Resets Warm Reset bit 1 when detected ATR or Mute
Delay from I/O to I/OUC:
tIO_HL = 100 ns
tIO_LH = 25 ns
Delay from I/OUC to I/O:
tI/OUC_HL = 100 ns tI/OUC_LH = 25 ns
相关PDF资料 |
PDF描述 |
|---|---|
| NCP303LSN30T1G | IC DETECTOR VOLTAGE 3.0V 5TSOP |
| 73S8010R-DB | BOARD DEMO 73S8010R 28-SOIC |
| DD-DB1-AL202C-FB | DEV BD 20X2 LCD BLU TXT BLK BL |
| NCP301LSN30T1G | IC DETECTOR VOLTAGE 3.0V 5TSOP |
| DD-DB1-AL202C-FW | DEV BD 20X2 LCD WHT TXT BLK BL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 73S8010C-IL/F | 功能描述:I2C 接口集成电路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:NXP Semiconductors 电源电压-最大:5.5 V 电源电压-最小:2.3 V 最大工作频率:400 KHz 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-16 |
| 73S8010C-ILR/F | 功能描述:I2C 接口集成电路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:NXP Semiconductors 电源电压-最大:5.5 V 电源电压-最小:2.3 V 最大工作频率:400 KHz 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-16 |
| 73S8010C-IM/F | 功能描述:I2C 接口集成电路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:NXP Semiconductors 电源电压-最大:5.5 V 电源电压-最小:2.3 V 最大工作频率:400 KHz 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-16 |
| 73S8010C-IM/F2 | 功能描述:I2C 接口集成电路 RoHS:否 制造商:NXP Semiconductors 电源电压-最大:5.5 V 电源电压-最小:2.3 V 最大工作频率:400 KHz 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-16 |
| 73S8010C-IMR/F | 功能描述:I2C 接口集成电路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:NXP Semiconductors 电源电压-最大:5.5 V 电源电压-最小:2.3 V 最大工作频率:400 KHz 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-16 |
发布紧急采购，3分钟左右您将得到回复。