- 您现在的位置：买卖IC网 > PDF目录360408 > 74AHC273 (NXP Semiconductors N.V.) Octal D-type flip-flop with reset;positive-edge trigger(带复位的八D触发器；上升沿触发) PDF资料下载
参数资料
| 型号： | 74AHC273 |
| 厂商： | NXP Semiconductors N.V. |
| 英文描述： | Octal D-type flip-flop with reset;positive-edge trigger(带复位的八D触发器；上升沿触发) |
| 中文描述： | 八路D型触发器的复位触发器，积极边缘触发器（带复位的八?触发器;上升沿触发） |
| 文件页数： | 2/20页 |
| 文件大小： | 92K |
| 代理商： | 74AHC273 |
1999 Sep 01
2
Philips Semiconductors
Product specification
Octal D-type flip-flop with reset;
positive-edge trigger
74AHC273; 74AHCT273
FEATURES
Ideal buffer for MOS microcontroller or memory
Common clock and master reset
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
CDM EIA/JESD22-C101 exceeds 1000 V
Balanced propagation delays
All inputs have Schmitt trigger actions
Inputs accepts voltages higher than V
CC
See ‘377’ for clock enable version
See ‘373’ for transparent latch version
See ‘374’ for 3-state version
For AHC only: operates with CMOS input levels
For AHCT only: operates with TTL input levels
Specified from
40 to +85
°
C and
40 to +125
°
C.
DESCRIPTION
The 74AHC/AHCT273 are high-speed Si-gate CMOS
devices and are pin compatible with low power Schottky
TTL (LSTTL). They are specified in compliance with
JEDEC standard no. 7A.
The 74AHC/AHCT273 have eight edge-triggered, D-type
flip-flops with individual D inputs and Q outputs.
Thecommonclock(CP)andmasterreset(MR)inputsload
and reset (clear) all flip-flops simultaneously.
The state of each D input, one set-up time before the
LOW-to-HIGH clock transition, is transferred to the
corresponding output (Q
n
) of the flip-flop.
All outputs will be forced LOW independently of clock or
data inputs by a LOW on the MR input.
The device is useful for applications where the true output
only is required and the clock and master reset are
common to all storage elements.
QUICK REFERENCE DATA
Ground = 0 V; T
amb
= 25
°
C; t
r
= t
f
≤
3.0 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
+
∑
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts.
The condition is V
I
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
AHC
AHCT
t
PHL
/t
PLH
propagation delay
CP to Q
n
MR to Q
n
maximum clock frequency
input capacitance
output capacitance
power dissipation
capacitance
C
L
= 15 pF; V
CC
= 5 V
4.2
3.7
120
3.0
4.0
14.0
4.0
3.9
120
3.0
4.0
18.0
ns
ns
MHz
pF
pF
pF
f
max
C
I
C
O
C
PD
C
L
= 15 pF; V
CC
= 5 V
V
I
= V
CC
or GND
C
L
= 50 pF; f = 1 MHz;
notes 1 and 2
相关PDF资料 |
PDF描述 |
|---|---|
| 74AHC273PWDH | Octal D-type flip-flop with reset; positive-edge trigger |
| 74AHCT2G | Dual 2-input OR gate |
| 74AHC2G | Dual 2-input OR gate |
| 74AHC2G32 | Dual 2-input OR gate |
| 74AHCT32 | Quadruple 2-Input Positive-AND Gates 14-SO -40 to 85 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74AHC273_08 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Octal D-type flip-flop with reset; positive-edge trigger |
| 74AHC273BQ | 制造商:NXP Semiconductors 功能描述:IC OCTAL D F-F POS EDG DHV |
| 74AHC273BQ,115 | 功能描述:触发器 OCTAL D FLIP-FLOP RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| 74AHC273BQ-G | 功能描述:触发器 OCTAL D FLIP-FLOP RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| 74AHC273BQ-Q100X | 制造商:NXP Semiconductors 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin DHVQFN EP T/R 制造商:NXP Semiconductors 功能描述:74AHC273BQ-Q100/DHVQFN20/REEL7 - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC FLIP-FLOP OCTAL D 20DHVQFN |
发布紧急采购，3分钟左右您将得到回复。