- 您现在的位置：买卖IC网 > PDF目录8510 > 74AHCT273PW,118 (NXP Semiconductors)IC OCT D FF POS-EDG TRIG 20TSSOP PDF资料下载
参数资料
| 型号： | 74AHCT273PW,118 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 1/13页 |
| 文件大小： | 0K |
| 描述： | IC OCT D FF POS-EDG TRIG 20TSSOP |
| 产品培训模块： | Logic Packages |
| 标准包装： | 1 |
| 系列： | 74AHCT |
| 功能： | 主复位 |
| 类型： | D 型总线 |
| 输出类型： | 非反相 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 频率 - 时钟： | 50MHz |
| 延迟时间 - 传输： | 5.8ns |
| 触发器类型： | 正边沿 |
| 输出电流高，低： | 8mA，8mA |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 标准包装 |
| 其它名称： | 568-7613-6 |
1.
General description
The 74AHC273; 74AHCT273 is a high-speed Si-gate CMOS device and is pin compatible
with Low-power Schottky TTL (LSTTL). It is specied in compliance with JEDEC standard
No. 7-A.
The 74AHC273; 74AHCT273 has eight edge-triggered, D-type ip-ops with individual D
inputs and Q outputs.
The common clock (CP) and master reset (MR) inputs, load and reset (clear) all ip-ops
simultaneously.
The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is
transferred to the corresponding output (Qn) of the ip-op.
All outputs will be forced LOW, independent of clock or data inputs, by a LOW on the MR
input.
The device is useful for applications where only the true output is required and the clock
and master reset are common to all storage elements.
2.
Features
I Balanced propagation delays
I All inputs have Schmitt-trigger actions
I Inputs accept voltages higher than VCC
I Ideal buffer for MOS microcontroller or memory
I Common clock and master reset
I Related product versions:
N 74AHC377; 74AHCT377 for clock enable version
N 74AHC373; 74AHCT373 for transparent latch version
N 74AHC374; 74AHCT374 for 3-state version
I Input levels:
N For 74AHC273: CMOS level
N For 74AHCT273: TTL level
I ESD protection:
N HBM EIA/JESD22-A114E exceeds 2000 V
N MM EIA/JESD22-A115-A exceeds 200 V
N CDM EIA/JESD22-C101C exceeds 1000 V
I Multiple package options
I Specied from 40 °C to +85 °C and from 40 °C to +125 °C
74AHC273; 74AHCT273
Octal D-type ip-op with reset; positive-edge trigger
Rev. 03 — 13 May 2008
Product data sheet
相关PDF资料 |
PDF描述 |
|---|---|
| TXR40AB90-2407AI | ADPTR TINEL LOCK ANG SHELL 25, J |
| 203M212-19B05 | ADPTR TINEL LOCK STR SHELL 7, 12 |
| 203M010-19B08 | ADPTR TINEL LOCK STR SHELL 10 |
| 208M710-19B07 | ADPTR TINEL LOCK STR SHELL 11, B |
| 203M010-19B06 | ADPTR TINEL LOCK STR SHELL 10 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74AHCT273PW-Q100J | 制造商:NXP Semiconductors 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin TSSOP T/R 制造商:NXP Semiconductors 功能描述:74AHCT273PW-Q100/TSSOP20/REEL1 - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC FLIP-FLOP OCTAL D 20TSSOP |
| 74AHCT273PW-T | 功能描述:触发器 OCT D F/FW/RESET POS EDGE TR RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| 74AHCT2G | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual 2-input OR gate |
| 74AHCT2G00 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual 2-input NAND gate |
| 74AHCT2G00DC | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual 2-input NAND gate |
发布紧急采购，3分钟左右您将得到回复。