- 您现在的位置：买卖IC网 > PDF目录360409 > 74ALS109AN (NXP SEMICONDUCTORS) Dual J-K positive edge-triggered flip-flop with set and reset PDF资料下载
参数资料
| 型号： | 74ALS109AN |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 通用总线功能 |
| 英文描述： | Dual J-K positive edge-triggered flip-flop with set and reset |
| 中文描述： | ALS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 |
| 封装： | PLASTIC, DIP-16 |
| 文件页数： | 3/9页 |
| 文件大小： | 93K |
| 代理商： | 74ALS109AN |
Philips Semiconductors
Product specification
74ALS109A
Dual J-K positive edge triggered flip-flop
with set and reset
1991 Feb 08
3
LOGIC DIAGRAM
V
=
Pin 16
GND = Pin 8
4, 12
SC00042
SD
RD
5, 11
1, 15
CP
J
K
2, 14
3, 13
6, 10
7, 9
Q
Q
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING
MODE
SD
RD
CP
J
K
Q
Q
L
H
X
X
X
H
L
Asynchronous set
H
L
X
X
X
L
H
Asynchronous reset
L
L
X
X
X
H*
H*
Undetermined*
H
H
↑
↑
↑
↑
h
l
q
q
Toggle
H
H
l
l
L
H
Load “0”
H
H
h
h
H
L
Load “1”
H
H
l
h
q
q
Hold “no change”
H
H
L
l
h
q
q
Hold “no change”
H =
h
High voltage level
High state must be present one setup time prior to
Low-to-High clock transition
Low voltage level
Low state must be present one setup time prior to
Low-to-High clock transition
Lower case indicate the state of the referenced output prior to
the Low-to-High clock transition
Don’t care
Low-to-High clock transition
The output levels in this configuration are not guaranteed to
meet the minimum levels for V
OH
if the set and reset are near
V
IN
maximum. Furthermore, this configuration is nonstable;
that is, it will not remain when either set or reset returns to its
inactive (High) level.
=
L
l
=
=
q
=
X =
↑
*
=
=
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
PARAMETER
RATING
UNIT
V
CC
Supply voltage
–0.5 to +7.0
V
V
IN
Input voltage
–0.5 to +7.0
V
I
IN
Input current
–30 to +5
mA
V
OUT
Voltage applied to output in high output state
–0.5 to V
CC
V
I
OUT
Current applied to output in Low output state
16
mA
T
amb
Operating free-air temperature range
0 to +70
°
C
T
stg
Storage temperature range
–65 to +150
°
C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
MIN
NOM
MAX
V
CC
Supply voltage
4.5
5.0
5.5
V
V
IH
High-level input voltage
2.0
V
V
IL
Low-level input voltage
0.8
V
I
Ik
Input clamp current
–18
mA
I
OH
High-level output current
–0.4
mA
I
OL
Low-level output current
8
mA
T
amb
Operating free-air temperature range
0
+70
°
C
相关PDF资料 |
PDF描述 |
|---|---|
| 74ALS10A | Triple 3-Input NAND gate |
| 74ALS10AD | Triple 3-Input NAND gate |
| 74ALS10AN | Triple 3-Input NAND gate |
| 74ALS112 | Dual J-K negative edge-triggered flip-flop |
| 74ALS112A | Dual J-K negative edge-triggered flip-flop |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74ALS109ANNSC91 | 制造商:National Semiconductor 功能描述:74ALS109N |
| 74ALS10A | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Triple 3-Input NAND gate |
| 74ALS10AD | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Triple 3-Input NAND gate |
| 74ALS10AN | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Triple 3-Input NAND gate |
| 74ALS10N | 制造商:NXP Semiconductors 功能描述: |
发布紧急采购，3分钟左右您将得到回复。