参数资料
型号: 74ALS86N
厂商: NXP SEMICONDUCTORS
元件分类: 通用总线功能
英文描述: Quad 2-Input exclusive-OR gate
中文描述: ALS SERIES, QUAD 2-INPUT XOR GATE, PDIP14
封装: 0.300 INCH, PLASTIC, DIP-14
文件页数: 4/10页
文件大小: 69K
代理商: 74ALS86N
Philips Semiconductors
Product specification
74ALS86
Quad 2-input exclusive-OR gate
1996 Jul 01
4
AC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST CONDITION
T
amb
= 0
°
C to +70
°
C
V
= +5.0V
±
10%
C
L
= 50pF, R
L
= 500
UNIT
MIN
MAX
t
PLH
t
PHL
Propagation delay
nA or nB to nY
Waveform 2 (other input Low)
2.0
2.0
12.0
12.0
ns
t
PLH
t
PHL
Propagation delay
nA or nB to nY
Waveform 1 (other input High)
2.0
2.0
12.0
12.0
ns
AC WAVEFORMS
For all waveforms, V
M
= 1.3V.
V
M
V
M
V
M
V
M
t
PLH
t
PHL
nA, nB
nY
SC00039
Waveform 1.
Propagation Delay for Data to Output
V
M
V
M
V
M
V
M
t
PHL
t
PLH
nA, nB
nY
SC00013
Waveform 2.
Propagation Delay for Data to Output
TEST CIRCUIT AND WAVEFORMS
t
w
90%
V
M
10%
90%
V
M
10%
90%
V
M
10%
90%
V
M
10%
NEGATIVE
PULSE
POSITIVE
PULSE
t
w
AMP (V)
0.3V
0.3V
t
THL (
t
f
f
)
INPUT PULSE REQUIREMENTS
Rep.Rate
t
w
t
TLH
2.0ns
t
THL
2.0ns
1MHz
500ns
Input Pulse Definition
V
CC
Family
74ALS
D.U.T.
PULSE
GENERATOR
R
L
C
L
R
T
V
IN
V
OUT
Test Circuit for Totem-pole Outputs
DEFINITIONS:
R
L
=
Load resistor;
see AC electrical characteristics for value.
Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.
Termination resistance should be equal to Z
OUT
of
pulse generators.
C
L
=
R
T
=
t
THL (
t
f
)
t
TLH (
t
r
)
t
TLH (
t
r
)
AMP (V)
Amplitude
3.5V
1.3V
V
M
SC00005
相关PDF资料
PDF描述
74ALVC00MTCX Quad 2-input NAND Gate
74ALVC00MX Quad 2-input NAND Gate
74ALVC08MTCX Quad 2-input AND Gate
74ALVC08MX Quad 2-input AND Gate
74ALVC16374DGG 16-Bit D-Type Flip-Flop
相关代理商/技术参数
参数描述
74ALS878ADW 制造商:Rochester Electronics LLC 功能描述:
74ALS878ANT 制造商:Rochester Electronics LLC 功能描述:
74ALS993NT 制造商:Rochester Electronics LLC 功能描述:
74ALS996 制造商:Texas Instruments 功能描述:
74ALVC00 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs