参数资料
型号: 74AVC16836ADGG,112
厂商: NXP Semiconductors
文件页数: 9/11页
文件大小: 0K
描述: IC RGSTRD DVR 3-ST 20BIT 56TSSOP
产品培训模块: Logic Packages
标准包装: 35
系列: 74AVC
逻辑类型: 缓冲器/线路驱动器,非反相
元件数: 1
每个元件的位元数: 20
输出电流高,低: 12mA,12mA
电源电压: 1.2 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 56-TFSOP(0.240",6.10mm 宽)
供应商设备封装: 56-TSSOP
包装: 管件
其它名称: 74AVC16836ADG
74AVC16836ADG-ND
935267933112
Philips Semiconductors
Product data
74AVC16836A
20-bit registered driver with inverted register enable
and Dynamic Controlled Outputs
(3-State)
2002 Aug 02
7
AC WAVEFORMS FOR VCC = 3.0 V TO 3.6 V RANGE
VM = 0.5 VCC
VX = VOL + 0.300 V
VY = VOH – 0.300 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
VI = VCC
AC WAVEFORMS FOR VCC = 2.3 V TO 2.7 V AND
VCC < 2.3 V RANGE
VM = 0.5 VCC
VX = VOL + 0.15 V
VY = VOH – 0.15 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
VI = VCC
An
INPUT
tPHL
tPLH
VOL
VI
GND
VOH
Yn
OUTPUT
SH00132
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 1.
Input (An) to output (Yn) propagation delay
LE INPUT
Yn OUTPUT
VI
GND
VOH
VOL
tPHL
tPLH
tW
VM
SH00165
NOTE: VM = 0.5 VCC at VCC = 2.3 to 2.7 V
Waveform 2.
Latch enable input (LE) pulse width, the latch
enable input to output (Yn) propagation delays.
CP INPUT
Yn OUTPUT
VI
GND
VOH
VOL
tPHL
tPLH
tW
1/fMAX
SH00135
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 3.
The clock (CP) to Yn propagation delays, the
clock pulse width and the maximum clock frequency.
An
INPUT
LE
INPUT
tSU
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
tSU
th
VI
GND
VI
GND
VM
SH00166
VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 4.
Data set-up and hold times for the An input to
the LE input
VI
GND
An INPUT
VI
GND
VOH
Yn OUTPUT
VOL
CP INPUT
tsu
th
tsu
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
SH00136
VM
VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 5.
Data set-up and hold times for the An input to
the clock CP input
tPLZ
tPZL
VI
nOE INPUT
GND
VCC
OUTPUT
LOW-to-OFF
OFF-to-LOW
VOL
VOH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
tPHZ
VM
tPZH
VX
VY
SH00137
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 6.
3-State enable and disable times
相关PDF资料
PDF描述
74AVCH16244DGG,518 IC BUFF DVR TRI-ST 16BIT 48TSSOP
74AVCM162835DGG,11 IC RGSTRD DVR 3-ST 18BIT 56TSSOP
74AVCM162836DGG,11 IC RGSTRD DVR 3-ST 20BIT 56TSSOP
74HC109D,652 IC DUAL JK F-F POS-EDGE 16SOIC
74HC112D,652 IC DUAL JK F-F NEG-EDGE 16SOIC
相关代理商/技术参数
参数描述
74AVC16836ADG-T 功能描述:总线收发器 20-BIT REG DR W/INV REG (3-S) RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
74AVC16836ADGV 功能描述:总线收发器 20-BIT REG DRIV/INV REG/DCO 3S RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
74AVC16836ADGV,112 功能描述:总线收发器 20-BIT REG DRIV/INV RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
74AVC16836ADGV,118 功能描述:总线收发器 20-BIT REG DRIV/INV RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
74AVC16836ADGV-T 功能描述:总线收发器 20-BIT REG DRIV/INV REG/DCO 3S RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel