- 您现在的位置：买卖IC网 > PDF目录360418 > 74AVC16836ADGV Buffer/Driver PDF资料下载
参数资料
| 型号： | 74AVC16836ADGV |
| 英文描述： | Buffer/Driver |
| 中文描述： | 缓冲器/驱动器 |
| 文件页数： | 7/10页 |
| 文件大小： | 102K |
| 代理商： | 74AVC16836ADGV |
Philips Semiconductors
Product specification
74AVC16334A
16-bit registered driver with inverted register enable and
Dynamic Controlled Outputs
(3-State)
2000 Aug 03
7
AC WAVEFORMS FOR V
CC
= 3.0 V TO 3.6 V RANGE
V
M
= 0.5 V
V
X
= V
OL
+ 0.300 V
V
Y
= V
OH
– 0.300 V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
V
I
= V
CC
AC WAVEFORMS FOR V
CC
= 2.3 V TO 2.7 V AND
V
CC
< 2.3 V RANGE
V
M
= 0.5 V
CC
V
X
= V
OL
+ 0.15 V
V
Y
= V
– 0.15 V
V
and V
OH
are the typical output voltage drop that occur with the
output load.
V
I
= V
CC
A
INPUT
t
PHL
t
PLH
V
OL
V
I
GND
V
OH
Y
OUTPUT
SH00132
V
M
V
M
NOTE: V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 1. Input (An) to output (Yn) propagation delay
LE INPUT
Yn OUTPUT
V
I
GND
V
OH
V
OL
t
PHL
t
PLH
t
W
V
M
V
M
V
M
SH00165
NOTE: V
M
= 0.5 V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 2. Latch enable input (LE) pulse width, the latch
enable input to output (Yn) propagation delays.
CP INPUT
Yn OUTPUT
V
I
GND
V
OH
V
OL
t
PHL
t
PLH
t
W
1/f
MAX
SH00135
V
M
V
M
V
M
NOTE: V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 3. The clock (CP) to Yn propagation delays, the
clock pulse width and the maximum clock frequency.
ééé
ééé
ééééééééé
ééééééééé
ééééééééé
An
INPUT
LE
INPUT
t
SU
NOTE:
The shaded areas indicate when the input is permitted to change
for predictable output performance.
V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
t
SU
V
GND
V
I
GND
V
M
V
M
SH00166
Waveform 4. Data set-up and hold times for the An input to the
LE input
V
I
GND
éééé
éééé
éééé
ééééééé
ééééééé
ééééééé
An INPUT
V
I
GND
V
OH
Yn OUTPUT
V
OL
CP INPUT
t
su
t
su
NOTE:
The shaded areas indicate when the input is permitted to change
for predictable output performance.
V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
SH00136
V
M
V
M
Waveform 5. Data set-up and hold times for the An input to the
clock CP input
t
PLZ
t
PZL
V
I
nOE INPUT
GND
V
CC
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
OL
V
OH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
t
PHZ
V
M
V
M
V
M
t
PZH
V
X
V
Y
SH00137
NOTE: V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 6. 3-State enable and disable times
相关PDF资料 |
PDF描述 |
|---|---|
| 74AVCH16245DGG | BUS TRANSCEIVER|DUAL|8-BIT|AVC/ALVC-CMOS|TSSOP|48PIN|PLASTIC |
| 74AVC16373 | 16-bit D-type transparent latch; 3.6 V tolerant; 3-state |
| 74AVC16374 | 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state |
| 74AVC16834A | 18-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State) |
| 74AVC16834 | 18-bit registered driver with inverted register enable 3-State |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74AVC16836ADGV,112 | 功能描述:总线收发器 20-BIT REG DRIV/INV RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74AVC16836ADGV,118 | 功能描述:总线收发器 20-BIT REG DRIV/INV RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74AVC16836ADGV-T | 功能描述:总线收发器 20-BIT REG DRIV/INV REG/DCO 3S RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74AVC16836DGG | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:20-bit registered driver with inverted register enable 3-State |
| 74AVC16T245 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:16-bit dual supply translating transceiver with configurable voltage translation; 3-state |
发布紧急采购，3分钟左右您将得到回复。