- 您现在的位置：买卖IC网 > PDF目录370123 > 74F191LMQB (National Semiconductor Corporation) Up/Down Binary Counter with Preset and Ripple Clock PDF资料下载
参数资料
| 型号： | 74F191LMQB |
| 厂商： | National Semiconductor Corporation |
| 元件分类： | 通用总线功能 |
| 英文描述： | Up/Down Binary Counter with Preset and Ripple Clock |
| 中文描述： | 向上/向下二进制计数器的预置和波纹时钟 |
| 文件页数： | 2/10页 |
| 文件大小： | 187K |
| 代理商： | 74F191LMQB |
Unit Loading/Fan Out
54F/74F
Pin Names
Description
U.L.
Input I
IH
/I
IL
HIGH/LOW Output I
OH
/I
OL
CE
CP
P
0
–P
3
PL
U/D
Q
0
–Q
3
RC
TC
Count Enable Input (Active LOW)
Clock Pulse Input (Active Rising Edge)
Parallel Data Inputs
Asynchronous Parallel Load Input (Active LOW)
Up/Down Count Control Input
Flip-Flop Outputs
Ripple Clock Output (Active LOW)
Terminal Count Output (Active HIGH)
1.0/3.0
1.0/1.0
1.0/1.0
1.0/1.0
1.0/1.0
50/33.3
50/33.3
50/33.3
20
m
A/
b
1.8 mA
20
m
A/
b
0.6 mA
20
m
A/
b
0.6 mA
20
m
A/
b
0.6 mA
20
m
A/
b
0.6 mA
b
1 mA/20 mA
b
1 mA/20 mA
b
1 mA/20 mA
Functional Description
The ’F191 is a synchronous up/down 4-bit binary counter. It
contains four edge-triggered flip-flops, with internal gating
and steering logic to provide individual preset, count-up and
count-down operations.
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired number.
When the Parallel Load (PL) input is LOW, information pres-
ent on the Parallel Data inputs (P
0
–P
3
) is loaded into the
counter and appears on the Q outputs. This operation over-
rides the counting functions, as indicated in the Mode Se-
lect Table.
A HIGH signal on the CE input inhibits counting. When CE is
LOW, internal state changes are initiated synchronously by
the LOW-to-HIGH transition of the clock input. The direction
of counting is determined by the U/D input signal, as indi-
cated in the Mode Select Table. CE and U/D can be
changed with the clock in either state, provided only that the
recommended setup and hold times are observed.
Two types of outputs are provided as overflow/underflow
indicators. The Terminal Count (TC) output is normally LOW
and goes HIGH when a circuit reaches zero in the count-
down mode or reaches 15 in the count-up mode. The TC
output will then remain HIGH until a state change occurs,
whether by counting or presetting or until U/D is changed.
The TC output should not be used as a clock signal be-
cause it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple
Clock (RC) output. The RC output is normally HIGH. When
CE is LOW and TC is HIGH, the RC output will go LOW
when the clock next goes LOW and will stay LOW until the
clock goes HIGH again. This feature simplifies the design of
multistage counters, as indicated in Figures 1 and2. InFig-
ure 1, each RC output is used as the clock input for the next
higher stage. This configuration is particularly advantageous
when the clock source has a limited drive capability, since it
drives only the first stage. To prevent counting in all stages
it is only necessary to inhibit the first stage, since a HIGH
signal on CE inhibits the RC output pulse, as indicated in the
RC Truth Table. A disadvantage of this configuration, in
some applications, is the timing skew between state chang-
es in the first and last stages. This represents the cumula-
tive delay of the clock as it ripples through the preceding
stages.
A method of causing state changes to occur simultaneously
in all stages is shown inFigure 2. All clock inputs are driven
in parallel and the RC outputs propagate the carry/borrow
signals in ripple fashion. In this configuration the LOW state
duration of the clock must be long enough to allow the neg-
ative-going edge of the carry/borrow signal to ripple through
to the last stage before the clock goes HIGH. There is no
such restriction on the HIGH state duration of the clock,
since the RC output of any device goes HIGH shortly after
its CP input goes HIGH.
The configuration shown in Figure 3 avoids ripple delays
and their associated restrictions. The CE input for a given
stage is formed by combining the TC signals from all the
preceding stages. Note that in order to inhibit counting an
enable signal must be included in each carry gate. The sim-
ple inhibit scheme of Figures 1 and 2 doesn’t apply, be-
cause the TC output of a given stage is not affected by its
own CE.
Mode Select Table
Inputs
Mode
PL
CE
U/D
CP
H
H
L
H
L
L
X
H
L
H
X
X
L
L
X
X
Count Up
Count Down
Preset (Asyn.)
No Change (Hold)
RC Truth Table
Inputs
Output
CE
TC
*
CP
RC
L
H
X
H
X
L
X
X
H
H
*
TC is generated internally
H
e
HIGH Voltage Level
L
e
LOW Voltage Level
X
e
Immaterial
L
e
LOW-to-HIGH Clock Transition
e
LOW Pulse
2
相关PDF资料 |
PDF描述 |
|---|---|
| 74F191LMX | Up/Down Binary Counter with Preset and Ripple Clock |
| 74F191PCQB | Up/Down Binary Counter with Preset and Ripple Clock |
| 74F191PCX | Up/Down Binary Counter with Preset and Ripple Clock |
| 74F191PMQB | Up/Down Binary Counter with Preset and Ripple Clock |
| 74F191PMX | Up/Down Binary Counter with Preset and Ripple Clock |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74F191LMX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Up/Down Binary Counter with Preset and Ripple Clock |
| 74F191N | 制造商:North American Philips Discrete Products Div 功能描述:Counter, Up/Down, 4 Bit Binary, 16 Pin, Plastic, DIP 制造商:NXP Semiconductors 功能描述:Counter, Up/Down, 4 Bit Binary, 16 Pin, Plastic, DIP |
| 74F191PC | 功能描述:计数器移位寄存器 Up/Down Binary Ctr RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| 74F191PC | 制造商:Fairchild Semiconductor Corporation 功能描述:Counter Logic IC |
| 74F191PC_Q | 功能描述:计数器 IC Up/Down Binary Ctr RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。