参数资料
型号: 74HC161PW,118
厂商: NXP Semiconductors
文件页数: 5/12页
文件大小: 0K
描述: IC SYNC 4BIT BINAR COUNT 16TSSOP
产品培训模块: Logic Packages
标准包装: 2,500
系列: 74HC
逻辑类型: 二进制计数器
方向:
元件数: 1
每个元件的位元数: 4
复位: 异步
计时: 异步/同步
计数速率: 48MHz
触发器类型: 正边沿
电源电压: 2 V ~ 6 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 带卷 (TR)
其它名称: 568-8861-2
74HC161PW,118-ND
74HC161PW-T
74HC161PW-T-ND
935188320118
December 1990
2
Philips Semiconductors
Product specication
Presettable synchronous 4-bit binary
counter; asynchronous reset
74HC/HCT161
FEATURES
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Asynchronous reset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT161 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT161 are synchronous presettable binary
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level regardless
of the levels at CP, PE, CET and CEP inputs (thus
providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax =
1
t
P(max) (CP to TC)
t
+
SU
(CEP to CP)
---------------------------------------------------------------------------------------------------
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
SYMBOL PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CP to Qn
CP to TC
MR to Qn
MR to TC
CET to TC
CL = 15 pF;
VCC =5 V
19
21
20
10
20
24
25
26
14
ns
fmax
maximum clock frequency
44
45
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation
capacitance per package
notes 1 and 2
33
35
pF
Notes
1. CPD is used to determine the
dynamic power dissipation
(PD in W):
PD =CPD × VCC2 × fi +
∑ (CL × VCC2 × fo)
where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of
outputs
CL = output load capacitance in
pF
VCC = supply voltage in V
2. For HC the condition is
VI = GND to VCC
For HCT the condition is
VI = GND to VCC 1.5 V
相关PDF资料
PDF描述
74AC14PC IC INVERTER HEX SCHM TRIG 14-DIP
OSTEH172160 CONN TERM BLOCK 17POS 3.5MM
20IMX4-0505-8K CONVERT 4W 2X 5V DC/DC
OSTTJ120150 CONN TERM BLK PLUG 12POS 7.62MM
20IMX4-05-8 CONVERT 4W 5V DC/DC
相关代理商/技术参数
参数描述
74HC161PW-Q100J 功能描述:IC SYNC 4BIT BINARY COUNT 制造商:nxp semiconductors 系列:74HC 零件状态:有效 标准包装:2,500
74HC161PW-T 功能描述:计数器 IC SYNC 4-BIT BINARY COUNTER RoHS:否 制造商:NXP Semiconductors 计数器类型:Binary Counters 逻辑系列:74LV 位数:10 计数法: 计数顺序: 工作电源电压:1 V to 5.5 V 工作温度范围:- 40 C to + 125 C 封装 / 箱体:SOT-109 封装:Reel
74HC162 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Presettable synchronous BCD decade counter; synchronous reset
74HC162D-T 制造商:未知厂家 制造商全称:未知厂家 功能描述:Synchronous Up Counter
74HC163 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Presettable synchronous 4-bit binary counter; synchronous reset