- 您现在的位置：买卖IC网 > PDF目录97839 > 74HC5555D/T3 (NXP SEMICONDUCTORS) SPECIALTY ANALOG CIRCUIT, PDSO16 PDF资料下载
参数资料
| 型号： | 74HC5555D/T3 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| 封装： | PLASTIC, SO-16 |
| 文件页数： | 14/23页 |
| 文件大小： | 108K |
| 代理商： | 74HC5555D/T3 |
September 1993
21
Philips Semiconductors
Product specication
Programmable delay timer with oscillator
74HC/HCT5555
Timing Component Limitations
The oscillator frequency is mainly
determined by RtCt, provided R2 ≈
2Rt and R2C2 << RtCt. The function
of R2 is to minimize the influence of
the forward voltage across the input
protection diodes on the frequency.
The stray capacitance C2 should be
kept as small as possible. In
consideration of accuracy, Ct must be
larger than the inherent stray
capacitance. Rt must be larger than
the “ON” resistance in series with it,
which typically is 280
at
VCC = 2 V, 130 at VCC = 4.5 V and
100
at VCC = 6 V. The
recommended values for these
components to maintain agreement
with the typical oscillation formula are:
Ct > 50 pF, up to any practical value,
10 k
< Rt < 1 M.
In order to avoid start-up problems,
Rt >> 1 k.
Typical Crystal Oscillator
In Fig.15, R2 is the power limiting
resistor. For starting and maintaining
oscillation a minimum
transconductance is necessary, so
R2 should not be too large. A practical
value for R2 is 2.2 k
. Above 14 MHz
it is recommended replacement of R2
by a capacitor with a typical value of
35 pF.
Accuracy
Device accuracy is very precise for
long time delays and has an accuracy
of better than 1% for short time delays
(1% applies to values
≥ 400 ns).
Tolerances are dependent on the
external components used, either RC
network or crystal oscillator.
Start-up Using External Clock
The start of the timing pulse is
initiated directly by the trigger pulse
(asynchronously with respect to the
oscillator clock). Triggering on a clock
HIGH or clock LOW results in the
following:
clock = HIGH; the timing pulse may
be lengthened by a maximum of
tW/2 (tW = clock pulse width)
clock = LOW; the timing pulse may
be shortened by a maximum of tW/2
(tW = clock pulse width).
This effect can be minimized by
selecting more delay stages. When
using only one or two delay stages, it
is recommended to use an external
time base that is synchronized with
the negative-edge of the clock.
Start-up Using RC Oscillator
The first clock cycle is
≈35% of a time
period too long. This effect can also
be minimized by selecting more delay
stages.
Start-up Using Crystal Oscillator
A crystal oscillator requires at least
two clock cycles to start-up plus an
unspecified period (ms) before the
amplitude of the clock signal
increases to its expected level.
Although this device also operates at
lower clock amplitudes, it is
recommended to select the
continuously running mode
(OSC CON = HIGH) to prevent
start-up delays.
Termination of the Timing Pulse
The end of the timing pulse is
synchronized with the falling edge of
the oscillator clock. The timing pulse
may lose synchronization under the
following conditions:
high clock frequency and large
number of stages are selected.
This depends on the dynamic
relationship that exists between the
clock frequency and the ripple
through delay of the subsequent
stages.
Synchronization
When frequencies higher than those
specified in the Table
'Synchronization limits' are used, the
termination of timing pulse will lose
synchronization with the falling edge
of the oscillator. The unsynchronized
timing pulse introduces errors, which
can be minimized by increasing the
number of stages used e.g. a 20 MHz
clock frequency using all 24 stages
will result in a frequency division of
16 777 225 instead of 16 777 216, an
error of 0.0005%.
The amount of error increases at high
clock frequencies as the number of
stages decrease. A clock frequency
of 40 MHz and 4 stages selected
results in a division of 18 instead of
16, a 12.5% error. Application
example:
If a 400 ns timing pulse was
required it would be more accurate
to utilize a 5 MHz clock frequency
using 1 stage or a 10 MHz clock
frequency using 2 stages (due to
synchronization with falling edge of
the oscillator) than a 40 MHz clock
frequency and 4 stages
(synchronization is lost).
相关PDF资料 |
PDF描述 |
|---|---|
| 74HCT4016DB-T | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 74HCT4016PW-T | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 74HC4016DB-T | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO14 |
| 74HCT4046APW-T | PLL FREQUENCY SYNTHESIZER, PDSO16 |
| 74HCT4052PW-T | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74HC5555N | 功能描述:计时器和支持产品 PROG DELAY TIMER W/SCH TRIGGER RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| 74HC5555N,112 | 功能描述:计时器和支持产品 PROG DELAY TIMER RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| 74HC5555N112 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
| 74HC563D | 功能描述:闭锁 OCTAL 3-STATE TRANS LATCH INV RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| 74HC563D,652 | 功能描述:闭锁 OCTAL 3-STATE TRANS RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。