- 您现在的位置：买卖IC网 > PDF目录8077 > 74HC652D,118 (NXP Semiconductors)IC TRANSCVR 3-ST 8BIT INV 24SOIC PDF资料下载
参数资料
| 型号： | 74HC652D,118 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 3/10页 |
| 文件大小： | 0K |
| 描述： | IC TRANSCVR 3-ST 8BIT INV 24SOIC |
| 产品培训模块： | Logic Packages |
| 标准包装： | 1,000 |
| 系列： | 74HC |
| 逻辑类型： | 收发器，反相 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 输出电流高，低： | 7.8mA，7.8mA |
| 电源电压： | 2 V ~ 6 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SO |
| 包装： | 带卷 (TR) |
| 其它名称： | 74HC652D-T 74HC652D-T-ND 935051190118 |
September 1993
2
Philips Semiconductors
Product specication
Octal bus transceiver/register; 3-state
74HC/HCT652
FEATURES
Multiplexed real-time and stored
data
Independent register for A and B
buses
Independent enables for A and B
buses
3-state
Output capability: Bus driver
Low power consumption by CMOS
technology
ICC category: MSI.
APPLICATIONS
Bus interfaces.
DESCRIPTION
The 74HC/HCT652 are high-speed
SI-gate CMOS devices and are pin
compatible with Low power Schottky
TTL (LSTTL). They are specified in
compliance with Jedec standard
no. 7A.
The 74HC/HCT652 consist of 8
non-inverting bus transceiver circuits
with 3-state outputs, D-type flip-flops
and central circuitry arranged for
multiplexed transmission of data
directly from the data bus or from the
internal storage registers. Data on the
“A” or “B” or both buses, will be stored
in the internal registers, at the
appropriate clock pins (CPAB or
CPBA) regardless of the select pins
(SAB and SBA) or output enable (OEAB
and OEBA) control pins. Depending
on the select inputs SAB and SBA data
can directly go from input to output
(real time mode) or data can be
controlled by the clock (storage
mode), this is when the output enable
pins this operating mode permits. The
output enable pins OEAB and OEBA
determine the operation mode of the
transceiver. When OEAB is LOW, no
data transmission from An to Bn is
possible and when OEBA is HIGH,
there is no data transmission from Bn
to An possible. When SAB and SBA are
in the real time transfer mode, it is
also possible to store data without
using the internal D-type flip-flops by
simultaneously enabling OEAB and
OEBA. In this configuration each
output reinforces its input. Thus when
all other data sources to the two sets
of bus lines are at high-impedance,
each set of the bus lines will remain at
its last state. This type differs from the
HC/HCT646 in one extra
bus-management function. This is the
possibility to transfer stored “A data to
the “B” bus and transfer stored ”B”
data to the ”A” bus at the same time.
The examples at the application
information demonstrate all bus
management functions.
Schmitt-trigger action in the clock
inputs makes the circuit highly
tolerant to slower clock rise and fall
times.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25°C; tr =tf = 6 ns; VCC = 4.5 V; CL = 50 pF.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
∑ (CL × VCC2 × fo) = sum of the outputs
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPLH/tPZL
propagation delay An/Bn to Bn /An
CL = 15 pF;
VCC =5 V
13
ns
propagation delay CPAB/CPBA to Bn /An
18
20
ns
propagation delay SAB/SBA to Bn /An
20
23
ns
tPHZ/tPZL
3-state output enable time OEAB/OEBA to Bn/An
14
15
ns
tPHZ/tPLZ
3-state output disable time OEAB/OEBA to Bn/An
12
13
ns
fmax
maximum clock frequency
92
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per channel
notes 1 and 2
26
28
pF
相关PDF资料 |
PDF描述 |
|---|---|
| 74ABT652APW,118 | IC TRANSCVR 8BIT N-INV 24TSSOP |
| 74ALVCH16652DGG,11 | IC 16BIT TXRX/REGISTER 56TSSOP |
| 74ALVCH16646DGG:11 | IC TRANSCVR 16BIT N-INV 56TSSOP |
| 74ALVCH16543DGG,11 | IC TRANSCVR TRI-ST 16BIT 56SSOP |
| IDT74FCT3244SOG8 | IC BUFF/DVR DUAL N-INV 20SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74HC652DB | 功能描述:总线收发器 OCTAL XCVR/REG STOR 3-STATE RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74HC652DB,112 | 功能描述:总线收发器 OCTAL XCVR/REG STOR RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74HC652DB,118 | 功能描述:总线收发器 OCTAL XCVR/REG STOR RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74HC652DB-T | 功能描述:总线收发器 OCTAL XCVR/REG STOR 3-STATE RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74HC652D-T | 功能描述:总线收发器 OCTAL XCVR/REG STOR 3-STATE RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。