参数资料
| 型号： | 74LCX245SJ |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 11/11页 |
| 文件大小： | 0K |
| 描述： | IC TRANSCVR BIDIR 8BIT 20SOP |
| 标准包装： | 38 |
| 系列： | 74LCX |
| 逻辑类型： | 收发器，非反相 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 输出电流高，低： | 24mA，24mA |
| 电源电压： | 2 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SOP |
| 包装： | 管件 |
CS35L01/03
DS909F1
9
ELECTRICAL CHARACTERISTICS - ALL OPERATIONAL MODES
Note:
6. No external loads should be connected to the LFILT+ net. Any connection of a load to this point may
result in errant operation or performance degradation in the device.
7. When VBATT is below this threshold (VBLIM), operation is automatically restricted to SD mode.
8. When operating in HD or FHD mode and the differential input voltage remains below the input level
threshold (VIN-LDO) for a period of time (tLDO), the PWM outputs will be powered by the internally
generated LDO supply (VLDO).
9. When operating in HD or FHD mode and the differential input voltage is above this input level
threshold (VIN-VBATT), the PWM outputs will be powered directly from the VBATT supply.
10. Refer to Section 5.5 for more information on Thermal Error functionality.
11. Under Voltage Lockout is the threshold at which a decreasing VBATT supply will disable device
operation.
Parameters
Symbol
Test Conditions
Min
Typ
Max Units
Max. Current from LFILT+
ILFILT+
-10
-
A
LFILT+ Output Impedance
ZLFILT+
-0.7
-
VBATT Limit for HD/FHD Mode
VBLIM
-3.0
-
VDC
Input Level for Entering LDO Operation in
HD/FHD Modes
VIN-LDO
CS35L03
CS35L01
-
0.015VBATT
0.029VBATT
-
Vrms
Input Level for Entering VBATT Operation in
HD/FHD Modes
VIN-VBATT
CS35L03
CS35L01
-
0.09
0.19
-
Vrms
LDO Entry Time Delay
tLDO
-
1200
-
ms
LDO Level for HD/FHD Modes
VLDO
-1.0
-
V
Output Offset Voltage
VOFFSET Inputs AC coupled to GND
-+/-1.5
-
mV
Amplifier Gain
AV
CS35L03
CS35L01
-
12
6
-
dB
Shutdown Supply Current
IA(SD)
SD = Low
-0.05
-
A
MOSFET On Resistance
RDS(ON) Ibias = 0.5 A
-270
-
m
Thermal Error Threshold
TTE
-150
-
C
Thermal Error Retry Time
RTE
-100
-
ms
Under Voltage Lockout Threshold
UVLO
-
2.0
-
V
Operating Efficiency
Output Levels at 10% THD+N
8
+
33
H
Load
VBATT = 5 VDC
-
92
-
%
VBATT = 3.7 VDC
-
91
-
%
4
+
33
H
Load
VBATT = 5 VDC
-
87
-
%
VBATT = 3.7 VDC
-
86
-
%
相关PDF资料 |
PDF描述 |
|---|---|
| 74LVTH2244MTC | IC BUFF/DVR TRI-ST DUAL 20TSSOP |
| 74HC93DB,118 | IC 4BIT BINARY RIPPLE 14SSOP |
| 74LVT2244MTC | IC BUFF/DVR TRI-ST DUAL 20TSSOP |
| 74HCT4060DB,118 | IC 14STAGE BINARY RIPPLE 16SSOP |
| 74HC4060DB,112 | IC 14STAGE BINARY RIPPLE 16SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74LCX245SJ_08 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Low Voltage Bidirectional Transceiver with 5V Tolerant Inputs and Outputs |
| 74LCX245SJX | 功能描述:总线收发器 Bidirectional Trans RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74LCX245SJX_NL | 功能描述:总线收发器 FINISHED GOOD RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74LCX245T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single 8-bit Bus Transceiver |
| 74LCX245TTR | 功能描述:总线收发器 Octal Bus Transceivr RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。