- 您现在的位置：买卖IC网 > PDF目录2060 > 74LVXC4245MTCX (Fairchild Semiconductor)TXRX 8BIT DUAL CONF VOLT 24TSSOP PDF资料下载
参数资料
| 型号： | 74LVXC4245MTCX |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 5/8页 |
| 文件大小： | 0K |
| 描述： | TXRX 8BIT DUAL CONF VOLT 24TSSOP |
| 产品培训模块： | Logic Translator Solutions |
| 标准包装： | 1 |
| 系列： | 74LVXC |
| 逻辑类型： | 收发器，非反相 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 输出电流高，低： | 24mA，24mA |
| 电源电压： | 2.7 V ~ 5.5 V，4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 标准包装 |
| 产品目录页面： | 1212 (CN2011-ZH PDF) |
| 其它名称： | 74LVXC4245MTCXDKR |
5
www.fairchildsemi.com
7
4
L
VXC424
5
AC Electrical Characteristics
Note 6: Typical values at VCCA = 5V, VCCB = 5V @25°C.
Note 7: Typical values at VCCA = 5V, VCCB = 3.3V @25°C.
Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by design.
Capacitance
Note 9: CPD is measured at 10 MHz.
Power Up Considerations
To insure the system does not experience unnecessary ICC
current draw, bus contention, or oscillations during power
up, the following guidelines should be adhered to (refer to
Table 1):
Power up the control side of the device first. This is the
VCCA.
OE should ramp with or ahead of VCCA. This will help
guard against bus contention.
The Transmit/Receive control pin (T/R) should ramp with
VCCA, this will ensure that the A Port data pins are con-
figured as inputs. With VCCA receiving power first, the A
I/O Port should be configured as inputs to help guard
against bus contention and oscillations.
A side data inputs should be driven to a valid logic level.
This will prevent excessive current draw.
The above steps will ensure that no bus contention or oscil-
lations, and therefore no excessive current draw occurs
during the power up cycling of these devices. These steps
will help prevent possible damage to the translator devices
and potential damage to other system components.
TABLE 1. Low Voltage Translator Power Up Sequencing Table
Please reference Application Note AN-5001 for more detailed information on using Fairchild’s LVX Low Voltage Dual
Supply CMOS Translating Transceivers.
Symbol
Parameter
CL = 50 pF
Units
VCCA = 4.5V to 5.5V
VCCB = 4.5V to 5.5V
VCCB = 2.7V to 3.6V
TA = +25°CTA = 40°C to +85°CTA = +25°CTA = 40°C to +85°C
Min
Typ
Max
Min
Max
Min
Typ
Max
Min
Max
(Note 6)
(Note 7)
tPHL
Propagation
1.0
4.9
6.5
1.0
7.0
1.0
5.5
7.5
1.0
8.0
ns
tPLH
Delay A to B
1.0
4.0
5.5
1.0
6.0
1.0
5.0
7.0
1.0
7.5
tPHL
Propagation
1.0
4.7
6.5
1.0
7.0
1.0
5.6
7.5
1.0
8.0
ns
tPLH
Delay B to A
1.0
3.9
5.0
1.0
5.5
1.0
4.3
6.0
1.0
6.5
tPZL
Output Enable
1.0
5.6
7.5
1.0
8.0
1.0
6.7
9.0
1.0
10.0
ns
tPZH
Time OE to B
1.0
5.7
7.5
1.0
8.0
1.0
6.9
9.5
1.0
10.0
tPZL
Output Enable
1.0
7.4
9.0
1.0
10.0
1.0
8.0
10.0
1.0
11.0
ns
tPZH
Time OE to A
1.0
6.1
7.5
1.0
8.5
1.0
6.3
8.0
1.0
8.5
tPHZ
Output Disable
1.0
4.8
7.0
1.0
7.5
1.0
6.0
9.0
1.0
9.5
ns
tPLZ
Time OE to B
1.0
3.8
5.5
1.0
6.0
1.0
4.2
6.5
1.0
7.0
tPHZ
Output Disable
1.0
3.4
5.5
1.0
6.0
1.0
3.4
5.5
1.0
6.0
ns
tPLZ
Time OE to A
1.0
2.9
4.5
1.0
5.0
1.0
2.9
5.0
1.0
5.5
tOSHL
Output to Output
tOSLH
Skew (Note 8)
1.0
1.5
1.0
1.5
ns
Data to Output
Symbol
Parameter
Typ
Units
Conditions
CIN
Input Capacitance
4.5
pF
VCC = Open
CI/O
Input/Output Capacitance
10
pF
VCCA = 5V, VCCB = 3.3V
CPD
Power Dissipation Capacitance
A
→B45
pF
VCCA = 5V
(Note 9)
B
→A50
pF
VCCB = 3.3V
Device Type
VCCA
VCCB
T/R
OE
A Side I/O
B Side I/O
Floatable Pin
Allowed
74LVXC4245
5V
2.7V to 5.5V
ramp
logic
outputs
yes, VCCB and B
(power up 1st)
configurable
with VCCA
0V or VCCA
I/O’s w/ OE HIGH
相关PDF资料 |
PDF描述 |
|---|---|
| 74LVXC4245WMX | TXRX 8BIT DUAL CONF VOLT 24SOIC |
| 74VCX00BQX | IC GATE NAND QUAD 2IN LV 14DQFN |
| 74VCX08BQX | IC GATE AND QUAD 2IN LV 14DQFN |
| 74VCX162244GX | IC BUFF DVR 16BIT LOW V 54FBGA |
| 74VCX16244MTDX_F065 | IC BUFF DVR 16BIT LOW V 48TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74LVXC4245MTR | 功能描述:总线收发器 Octal Bus Tansceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74LVXC4245QSC | 功能描述:总线收发器 8-Bit Dual Sup Trans RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74LVXC4245QSC_Q | 功能描述:总线收发器 8-Bit Dual Sup Trans RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74LVXC4245QSCX | 功能描述:总线收发器 8-Bit Dual Sup Trans RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74LVXC4245TTR | 功能描述:总线收发器 Octal Bus Tansceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。