- 您现在的位置：买卖IC网 > PDF目录8060 > 74VCX245MTCX (Fairchild Semiconductor)IC TRANSCVR BIDIRECT LV 20TSSOP PDF资料下载
参数资料
| 型号： | 74VCX245MTCX |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 8/11页 |
| 文件大小： | 0K |
| 描述： | IC TRANSCVR BIDIRECT LV 20TSSOP |
| 标准包装： | 2,500 |
| 系列： | 74VCX |
| 逻辑类型： | 收发器，非反相 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 输出电流高，低： | 24mA，24mA |
| 电源电压： | 1.4 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
6
INDUSTRIAL TEMPERATURERANGE
IDT72V73260 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 16,384 x 16,384
DELAY THROUGH THE IDT72V73260
Theswitchingofinformationfromtheinputserialstreamstotheoutputserial
streams results in a throughput delay. The device can be programmed to
performtime-slotinterchangefunctionswithdifferentthroughputdelaycapabili-
ties on a per-channel basis. For voice applications, variable throughput delay
isbestasitensureminimumdelaybetweeninputandoutputdata.Inwideband
dataapplications,constantthroughputdelayisbestastheframeintegrityofthe
information is maintained through the switch.
Thedelaythroughthedevicevariesaccordingtothetypeofthroughputdelay
selected in the MOD bits of the Connection Memory.
VARIABLE DELAY MODE (MOD1-0 = 0-0)
In this mode, the delay is dependent only on the combination of source and
destination channels and is independent of input and output streams. The
minimum delay achievable in the IDT72V73260 is three time-slots. If the input
channeldataisswitchedtothesameoutputchannel(channeln,framep),itwill
be output in the following frame (channel n, frame p+1). The same is true if the
input channel n is switched to output channel n+1 or n+2. If the input channel
n is switched to output channel n+3, n+4,..., the new output data will appear in
the same frame. Table 2 shows the possible delays for the IDT72V73260 in
Variable Delay mode.
CONSTANT DELAY MODE (MOD1-0 = 0-1)
In this mode, frame integrity is maintained in all switching configurations by
making use of a multiple data memory buffer. Input channel data is written into
the data memory buffers during frame n will be read out during frame n+2. In
theIDT72V73260,theminimumthroughputdelayachievableinConstantDelay
mode will be one frame plus one channel. See Table 1.
MICROPROCESSOR INTERFACE
The IDT72V73260’s microprocessor interface looks like a standard RAM
interface to improve integration into a system. With a 16-bit address bus and a
16-bitdatabus,readsandwritesaremappeddirectlyintoDataandConnection
memories. By allowing the internal memories to be randomly accessed, the
controlling microprocessor has more time to manage other peripheral devices
andcanmoreeasilyandquicklygatherinformationandsetuptheswitchpaths.
Table 4 shows the mapping of the addresses into internal memory blocks.
MEMORY MAPPING
Theaddressbusonthemicroprocessorinterfaceselectstheinternalregisters
and memories of the IDT72V73260.
Thetwomostsignificantbitsoftheaddressselectbetweentheregisters,Data
Memory,andConnectionMemory.IfA15andA14areHIGH,A13-A0areused
to address the Data Memory. If A15 is HIGH and A14 is LOW, A13-A0 are used
to address Connection Memory. If A15 is LOW and A14 is HIGH A13-A0 are
usedtoselecttheControlRegister,FrameAlignmentRegister,andFrameOffset
Registers. See Table 4 for mappings.
AsexplainedintheInitializationsections,aftersystempower-up,theControl
Registershouldbeprogrammedimmediatelytoestablishthedesiredswitching
configuration.
ThedataintheControlRegisterconsistsoftheMemoryBlockProgramming
bit , the Block Programming Data bits, the Begin Block Programming Enable,
the Output Stand By, Start Frame Evaluation, Output Enable Indication and
Software Reset . As explained in the Memory Block Programming section, the
Block Programming Enable begins the programming if the Memory Block
Program bit is enabled. This allows the entire Connection Memory block to be
programmedwiththeBlockProgrammingDatabits.IftheODEpinisLOW,the
OutputStandBybitenables(ifHIGH)ordisables(ifLOW)allTXoutputdrivers.
If the ODE pin is HIGH, the contents of the Output Stand By bit is ignored and
all TX output drivers are enabled.
SOFTWARE RESET
The Software Reset serves the same function as the hardware reset. As
with the hard reset, the Software Reset must also be set HIGH for 20ns before
bringingtheSoftwareResetLOWagainfornormaloperation. OncetheSoftware
Reset is LOW, internal registers and other memories may be read or written.
During Software Reset, the microprocessor port is still able to read from all
internal memories. The only write operation allowed during a Software Reset
istotheSoftwareResetbitintheControlRegistertocompletetheSoftwareReset.
CONNECTION MEMORY CONTROL
If the ODE pin and the Output Stand By bit are LOW, all output channels will
be in three-state. See Table 3 for detail.
If MOD1-0 of the Connection Memory is 1-0 accordingly, the output channel
will be in Processor Mode. In this case the lower eight bits of the Connection
Memory are output each frame until the MOD1-0 bits are changed. If MOD1-
0oftheConnectionMemoryare0-1accordingly,thechannelwillbeinConstant
Delay Mode and bits 13-0 are used to address a location in Data Memory. If
MOD1-0 of the Connection Memory are 0-0, the channel will be in Variable
Delay Mode and bits 13-0 are used to address a location in Data Memory. If
MOD 1-0 of the Connection Memory are 1-1, the channel will be in high-
Impedance mode and that channel will be in three-state.
OUTPUT ENABLE INDICATION
TheIDT72V73260hasthecapabilitytoindicatethestateoftheoutputs(active
orthree-state)byenablingtheOutputEnableIndicationintheControlRegister.
In the Output Enable Indication mode however, only half of the output streams
are available. If this same capability is desired with all 32 streams, this can be
accomplishedbyusingtwoIDT72V73260devices. Inonedevice,theAllOutput
Enable bit is set to a one while in the other the All Output Enable is set to zero.
In this way, one device acts as the switch and the other as a three-state control
device, see Figure 5. It is important to note if the TSI device is programmed for
All Output Enable and the Output Enable Indication is also set, the device will
be in the All Output Enable mode not Output Enable Indication. To use all 32
streams, set Output Enable Indication in the Control Register to zero.
INITIALIZATION OF THE IDT72V73260
After power up, the state of the Connection Memory is unknown. As such,
theoutputsshouldbeputinhigh-impedancebyholdingtheODEpinLOW. While
theODEisLOW,themicroprocessorcaninitializethedevicebyusingtheBlock
Programmingfeatureandprogramtheactivepathsviathemicroprocessorbus.
Once the device is configured, the ODE pin (or Output Stand By bit depending
on initialization) can be switched to enable the TSI switch.
相关PDF资料 |
PDF描述 |
|---|---|
| 74HC6323AD,118 | IC PROG RIPPLE COUNT W/OSC 8SOIC |
| 74HCT4520DB,118 | IC DUAL 4BIT SYNC BINARY 16SSOP |
| 74LV393DB,112 | IC DUAL 4BIT BINARY RIPPL 14SSOP |
| 74LV393DB,118 | IC DUAL 4BIT BIN RIPPLE 14SSOP |
| 74VCX245WM | IC TRANSCVR BIDIRECT LV 20SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74VCX245WM | 功能描述:总线收发器 Bidir Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74VCX245WM_Q | 功能描述:总线收发器 Bidir Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74VCX245WMX | 功能描述:总线收发器 Bidir Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74VCX32 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs |
| 74VCX32_ZAB3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。