- 您现在的位置：买卖IC网 > PDF目录8060 > 74VCX245WM (Fairchild Semiconductor)IC TRANSCVR BIDIRECT LV 20SOIC PDF资料下载
参数资料
| 型号： | 74VCX245WM |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | IC TRANSCVR BIDIRECT LV 20SOIC |
| 标准包装： | 36 |
| 系列： | 74VCX |
| 逻辑类型： | 收发器，非反相 |
| 元件数： | 1 |
| 每个元件的位元数： | 8 |
| 输出电流高，低： | 24mA，24mA |
| 电源电压： | 1.4 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC |
| 包装： | 管件 |
5
INDUSTRIAL TEMPERATURERANGE
IDT72V73260 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 16,384 x 16,384
DESCRIPTION (CONTINUED)
The IDT72V73260 is capable of switching up to 16,384 x 16,384 channels
without blocking. Designed to switch 64 Kbit/s PCM or N x 64 Kbit/s data, the
devicemaintainsframeintegrityindataapplicationsandminimizesthroughput
delay for voice applications on a per-channel basis.
The 32 serial input streams (RX) of the IDT72V73260 are run at 32.768Mb/s
allowing 512 channels per 125
sframe.Thedataratesontheoutputstreams
(TX) are identical to those on the input streams (RX).
Withtwomainoperatingmodes,ProcessorModeandConnectionMode,the
IDT72V73260 can easily switch data from incoming serial streams (Data
Memory) or from the controlling microprocessor via Connection Memory. As
controlandstatusinformationiscriticalindatatransmission,theProcessorMode
isespeciallyusefulwhentherearemultipledevicessharingtheinputandoutput
streams.
With data coming from multiple sources and through different paths, data
enteringthedeviceisoftendelayed.Tohandlethisproblem,theIDT72V73260
hasaFrameEvaluationfeaturetoallowindividualstreamstobeoffsetfromthe
frame pulse in half clock-cycle intervals up to +7.5 clock cycles.
The IDT72V73260 also provides a JTAG test access port, memory block
programming,asimplemicroprocessorinterfaceandautomaticST-BUS/GCI
sensing to shorten setup time, aid in debugging and ease use of the device
withoutsacrificingcapabilities.
FUNCTIONAL DESCRIPTION
DATA AND CONNECTION MEMORY
All data that comes in through the RX inputs go through a serial-to-parallel
conversion before being stored into internal Data Memory. The 8 KHz frame
pulse (F32i) is used to mark the 125
sframeboundariesandtosequentially
address the input channels in Data Memory.
DataoutputontheTXstreamsmaycomefromeithertheserialinputstreams
(Data Memory) or from the microprocessor (Connection Memory). In the case
thatRXinputdataistobeoutput,theaddressesinConnectionMemoryareused
to specify a stream and channel of the input. The Connection Memory is setup
in such a way that each location corresponds to an output channel for each
particularstream.Inthatway,morethanonechannelcanoutputthesamedata.
InProcessorMode,themicroprocessorwritesdatatotheConnectionMemory
locationscorrespondingtothestreamandchannelthatistobeoutput.Thelower
half(8leastsignificantbits)oftheConnectionMemoryisoutputeveryframeuntil
the microprocessor changes the data or mode of the channel. By using this
Processor Mode capability, the microprocessor can access input and output
time-slots on a per-channel basis.
The two most significant bits of the Connection Memory are used to control
per-channelmodeoftheoutputstreams.Specifically,theMOD1-0bitsareused
to select Processor Mode, Constant or Variable delay Mode, and the high-
impedancestateofoutputdrivers.IftheMOD1-0bitsaresetto1-1accordingly,
only that particular output channel (8 bits) will be in the high-impedance state.
If however, the ODE input pin is LOW and the Output Standby Bit in the Control
Register is LOW, all of the outputs will be in a high-impedance state even if a
particular channel in Connection Memory has enabled the output for that
channel.Inotherwords,theODEpinandOutputStandBycontrolbitaremaster
output enables for the device (See Table 3).
SERIAL DATA INTERFACE TIMING
Fora32.768Mb/sserialdatarate,themasterclockfrequencywillberunning
at 32.768 MHz resulting in a single-bit per clock. The IDT72V73260 provides
two different interface timing modes, ST-BUS or GCI.
The IDT72V73260 automatically detects the presence of an input frame
pulse and identifies it as either ST-BUS or GCI. In ST-BUS Mode, data is
clockedoutonthefallingedgeandisclockedinonthesubsequentrising-edge.
See Figure 14 for timing. In GCI Mode, data is clocked out on the rising edge
and is clocked in on the subsequent falling edge. See Figure 15 for timing.
INPUT FRAME OFFSET SELECTION
Input frame offset selection allows the channel alignment of individual input
streamstobeoffsetwithrespecttotheoutputstreamchannelalignment.Although
all input data comes in at the same speed, delays can be caused by variable
path serial backplanes and variable path lengths which may be implemented
in large centralized and distributed switching systems. Because data is often
delayed, this feature is useful in compensating for the skew between input
streams.
Each input stream can have its own delay offset value by programming the
frameinputoffsetregisters(FOR,Table8).Themaximumallowableskewis+7.5
master clock (C32i) periods forward with a resolution of clock period, see
Table 9. The output frame cannot be adjusted.
SERIAL INPUT FRAME ALIGNMENT EVALUATION
The IDT72V73260 provides the Frame Evaluation input to determine
differentdatainputdelayswithrespecttotheframepulseF32i.Ameasurement
cycleisstartedbysettingtheStartFrameEvaluation bitoftheControlRegister
LOW for at least one frame. When the Start Frame Evaluation bit in the Control
RegisterischangedfromLOWtoHIGH,theevaluationstarts.Twoframeslater,
the Complete Frame Evaluation bit of the Frame Alignment Register changes
from LOW to HIGH to signal that a valid offset measurement is ready to be read
from bits 0 to 12 of the Frame Alignment Register . The Start Frame Evaluation
bit must be set to zero before a new measurement cycle is started.
InST-BUSmode,thefallingedgeoftheframemeasurementsignal(Frame
Evaluation) is evaluated against the falling edge of the ST-BUS frame pulse.
InGCImode,therisingedgeofFrameEvaluationisevaluatedagainsttherising
edge of the GCI frame pulse. See Table 7 and Figure 1 for the description of
the Frame Alignment Register.
MEMORY BLOCK PROGRAMMING
The IDT72V73260 provides users with the capability of initializing the entire
Connection Memory block in two frames. To set bits 14 and 15 of every
Connection Memory location, first program the desired pattern in the Block
ProgrammingDataBits(BPD1-0),locatedinbits7and8 oftheControlRegister.
The block programming mode is enabled by setting the Memory Block
Program bitoftheControlRegisterHIGH.WhentheBlockProgrammingEnable
bit of the Control Register is set to HIGH, the Block Programming data will be
loaded into the bits 14 and 15 of every Connection Memory location. The other
ConnectionMemorybits(bit0tobit13)areloadedwithzeros.Whenthememory
block programming is complete, the device resets the Block Programming
Enable, BPD 1-0 and Memory Block Program bits to zero.
相关PDF资料 |
PDF描述 |
|---|---|
| 74HC4520N,652 | IC DUAL 4BIT SYNC BINARY 16-DIP |
| 74HC4017DB,118 | IC JOHNSON DECADE COUNTER 16SSOP |
| 74LCXR2245WMX | IC TRANSCVR BIDIRECT LV 20SOIC |
| 74HCT193DB,118 | IC COUNTER UP/DOWN SYNC 16SSOP |
| OSTVM123552 | TERM BLOCK PLUG 3.81MM 12POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74VCX245WM_Q | 功能描述:总线收发器 Bidir Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74VCX245WMX | 功能描述:总线收发器 Bidir Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| 74VCX32 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Low Voltage Quad 2-Input OR Gate with 3.6V Tolerant Inputs and Outputs |
| 74VCX32_ZAB3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74VCX32244 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs |
发布紧急采购，3分钟左右您将得到回复。