- 您现在的位置：买卖IC网 > PDF目录370133 > 74VHC4046MX (NATIONAL SEMICONDUCTOR CORP) CMOS Phase Lock Loop PDF资料下载
参数资料
| 型号： | 74VHC4046MX |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | XO, clock |
| 英文描述： | CMOS Phase Lock Loop |
| 中文描述： | PHASE LOCKED LOOP, PDSO16 |
| 封装： | PLASTIC, SOIC-16 |
| 文件页数： | 10/14页 |
| 文件大小： | 283K |
| 代理商： | 74VHC4046MX |
Detailed Circuit Description
(Continued)
Thus in normal operation V
CC
and ground voltage levels are
fed to the loop filter. This differs from some phase detectors
which supply a current output to the loop filter and this
should be considered in the design. (The CD4046 also pro-
vides a voltage.)
Figure 5 shows the state tables for all three comparators.
PHASE COMPARATOR I
This comparator is a simple XOR gate similar to the
54/74HC86, and its operation is similar to an overdriven
balanced modulator. To maximize lock range the input fre-
quencies must have a 50% duty cycle. Typical input and
output waveforms are shown in Figure 4. The output of the
phase detector feeds the loop filter which averages the out-
put voltage. The frequency range upon which the PLL will
lock onto if initially out of lock is defined as the capture
range. The capture range for phase detector I is dependent
on the loop filter employed. The capture range can be as
large as the lock range which is equal to the VCO frequency
range.
To see how the detector operates refer to Figure 4. When
two square wave inputs are applied to this comparator, an
output waveform whose duty cycle is dependent on the
phase difference between the two signals results. As the
phase difference increases the output duty cycle increases
and the voltage after the loop filter increases. Thus in order
to achieve lock, when the PLL input frequency increases the
VCO input voltage must increase and the phase difference
between comparator in and signal in will increase. At an
input frequency equal f
min
, the VCO input is at 0V and this
requires the phase detector output to be ground hence the
two input signals must be in phase. When the input frequen-
cy is f
max
then the VCO input must be V
CC
and the phase
detector inputs must be 180
§
out of phase.
The XOR is more susceptible to locking onto harmonics of
the signal input than the digital phase detector II. This can
be seen by noticing that a signal 2 times the VCO frequency
results in the same output duty cycle as a signal equal the
VCO frequency. The difference is that the output frequency
of the 2f example is twice that of the other example. The
loop filter and the VCO range should be designed to prevent
locking on to harmonics.
PHASE COMPARATOR II
This detector is a digital memory network. It consists of four
flip-flops and some gating logic, a three state output and a
phase pulse output as shown in Figure 6. This comparator
acts only on the positive edges of the input signals and is
thus independent of signal duty cycle.
Phase comparator II operates in such a way as to force the
PLL into lock with 0 phase difference between the VCO
output and the signal input positive waveform edges.Figure
7 shows some typical loop waveforms. First assume that
the signal input phase is leading the comparator input. This
Phase Comparator State Diagrams
TL/F/11675–21
FIGURE 5. PLL State Tables
10
相关PDF资料 |
PDF描述 |
|---|---|
| 74VHC4046N | CMOS Phase Lock Loop |
| 74VHC4046NX | CMOS Phase Lock Loop |
| 74VHC4046MTC | CMOS Phase Lock Loop |
| 74VHC4046 | CMOS Phase Lock Loop |
| 74VHC4046M | CMOS Phase Lock Loop |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 74VHC4046N | 功能描述:锁相环 - PLL CMOS Phase-Lock Loop RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| 74VHC4046NX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:CMOS Phase Lock Loop |
| 74VHC4051 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:8-Channel Analog Multiplexer . Dual 4-Channel Analog Multiplexer . Triple 2-Channel Analog Multiplexer |
| 74VHC4051AFT | 功能描述:1 Circuit IC Switch 8:1 37 Ohm 16-TSSOPB 制造商:toshiba semiconductor and storage 系列:- 包装:剪切带（CT） 零件状态:有效 开关电路:- 多路复用器/解复用器电路:8:1 电路数:1 导通电阻（最大值）:37 欧姆 通道至通道匹配（ΔRon）:5 欧姆 电压 -?电源，单（V+）:2 V ~ 5.5 V 电压 - 电源，双（V±）:- 开关时间（Ton, Tof）（最大值）:12ns，12ns -3db 带宽:180MHz 电荷注入:- 沟道电容 （CS(off），CD（off））:0.5pF，23.4pF 电流 - 漏泄（IS（off））（最大值）:100nA 串扰:-45dB @ 1MHz 工作温度:-40°C ~ 85°C（TA） 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:16-TSSOPB 标准包装:1 |
| 74VHC4051M | 功能描述:多路器开关 IC 8-Chan Ana Multiplex RoHS:否 制造商:Texas Instruments 通道数量:1 开关数量:4 开启电阻（最大值）:7 Ohms 开启时间（最大值）: 关闭时间（最大值）: 传播延迟时间:0.25 ns 工作电源电压:2.3 V to 3.6 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UQFN-16 |
发布紧急采购，3分钟左右您将得到回复。