参数资料
型号: 78P2241-IGT
厂商: Electronic Theatre Controls, Inc.
元件分类: 收发器
英文描述: Transceiver
中文描述: 收发器
文件页数: 4/23页
文件大小: 132K
代理商: 78P2241-IGT
78P2241
E3/DS3/STS-1
Transceiver
4
PIN DESCRIPTION:
The 28-pin PLCC is compatible with 78P7200
NAME
PIN
TQFP
42
44
33
35
PIN
PLCC
1
3
23
25
TYPE
DESCRIPTION
LIN+
LIN-
RCLK
RPOS/
RNRZ
I
Line Input: Differential AMI inputs to the chip. Should be
transformer coupled and terminated at 75-ohm resistor.
Receive Clock: Recovered receive clock.
Receive Positive Data / NRZ Data: When
ENDEC
is high,
this pin indicates reception of a positive AMI pulse on the
coax cable. When
ENDEC
is low, it outputs decoded NRZ
data.
Receive Negative Data: When
ENDEC
is high, this pin indicates
reception of a negative AMI pulse on the coax. When
ENDEC
is
low this pin is at logic low.
Loss of Signal: logic low indicates that receiver signal (LIN±)
is below the threshold level. RPOS and RNEG are forced
low when
LOS
=0.
Line Out: Differential AMI Output. Requires a 2:1 center
tapped transformer and 301
resistor.
Transmitter Clock Input: This signal is used to latch the
TPOS/TNRZ and TNEG signals into the 78P2241.
Transmit Positive Data / Transmit NRZ: When
ENDEC
is
high, a logic one on this pin generates a positive AMI pulse
on the coax. This pin should not be high at the same time
that TNEG is high.
When
ENDEC
is low, data on this pin is encoded and
converted into positive and negative AMI pulses.
Transmit Negative Data: When
ENDEC
is high, a logic one on
this pin generates a negative AMI pulse on the coax. This pin
should not be high at the same time that TPOS/TNRZ is high.
When
ENDEC
is low, this pin is ignored.
Line Build-Out, Transmitter: Logic low used with 225ft or
more of cable is used on transmit path. Logic high used with
less than 225ft of cable.
DS3, E3 and STS-1 Select:
Set low for
E#
applications. Set
high for DS3, allow to float for STS-1 operation. Formerly
OPT!
on the 78P7200.
Transmitter Enable: When high, enables transmitter. When
low, tri-states transmitter drivers, LOUT±. This pin was
called
OPT@
on 78P7200.
DSX3 / E3 Monitor Select: When set high, an additional 20-
dB gain stage is added to the receiver gain. This pin was
tied to GND on the 78P7200.
Invert Clock Polarity: When low, the polarities of RCLK and
TCLK are the same as those on the 78P7200. When set high,
the polarity of TCLK is inverted. When allowed to float, the
polarities of both RCLK and TCLK are inverted.
Loop-back Select: When high, neither loop-back is activated.
When allowed to float RPOS, RNEG and RCLK are looped
back onto TPOS, TNEG and TCLK. When low, LOUT± is
looped back onto LIN±.
Power Supply.
O
O
RNEG
34
24
O
LOS
39
27
O
LOUT+
LOUT-
TCLK
9
11
18
9
11
16
O
I
TPOS/
TNRZ
16
14
I
TNEG
17
15
I
LBO
13
12
I
E#
15
13
I3
TXEN
22
18
I
MON
28
21
I
ICKP
10
10
I3
LPBK
40
28
I3
VCC
5,6,20,
21,37,38
7,17,26
P
相关PDF资料
PDF描述
78P2241-IH Transceiver
78P2253-IGT XTAL CER SMT 11X5 4PAD
78P7200 Line Interface Unit
78P7200-IH Line Interface Unit
78P7200 E3/DS3/STS-1 Transceiver
相关代理商/技术参数
参数描述
78P2241-IH 制造商:TDK 功能描述:TRANSCEIVER, 28 Pin Plastic PLCC
78P2243 制造商:TDK 制造商全称:TDK Electronics 功能描述:Triple E3/DS3/STS-1 Transceiver
78P2244 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad E3/DS3/STS-1 Transceiver
78P2252 制造商:未知厂家 制造商全称:未知厂家 功能描述:OC-3 / STM-1 / STS-3 / E4 Transceivers
78P2252-IGT 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecomm/Datacomm