参数资料
型号: 83501-12
厂商: PEREGRINE SEMICONDUCTOR CORP
元件分类: 谐振器
英文描述: 3.5 GHz Low Power CMOS Divide-by-2 Prescaler
中文描述: PRESCALER, PDSO8
封装: MSOP-8
文件页数: 5/8页
文件大小: 199K
代理商: 83501-12
Product Specification
PE83501
Page 5 of 8
2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0124-02
│ www.psemi.com
Evaluation Kit
Figure 9. Evaluation Board Layouts
Figure 10. Evaluation Board Schematic
Peregrine Specification 102/0200
Peregrine Specification 101/0035
Applications Support
If you have a problem with your evaluation kit or if you
have applications questions call (858) 731-9400 and
ask for applications support. You may also contact us
by fax or e-mail:
Fax: (858) 731-9499
E-Mail: help@psemi.com
Evaluation Kit Operation
The MSOP Prescaler Evaluation Board was designed
to help customers evaluate the PE83501 Divide-by-2
Prescaler. On this board, the device input (pin 2) is
connected to connector J1 through a 50
transmission
line. A series capacitor (C3) provides the necessary
DC block for the device input. It is important to note
that the value of this capacitance will impact the
performance of the device. A value of 15 pF was found
to be optimal for this board layout; other applications
may require a different value.
The device output (pin 7) is connected to connector J3
through a 50
transmission line. A series capacitor
(C1) provides the necessary DC block for the device
output. Note that this capacitor must be chosen to
have a low impedance at the desired output frequency
the device. The value of 47 pF was chosen to provide
a wide operating range for the evaluation board.
The board is constructed of a two-layer FR4 material
with a total thickness of 0.031”. The bottom layer
provides ground for the RF transmission lines. The
transmission lines were designed using a coplanar
waveguide above ground plane model with trace width
of 0.030”, trace gaps of 0.007”, dielectric thickness of
0.028”, metal thickness of 0.0014” and
ε
r of 4.4.
Note
that the predominate mode for these transmission lines
is coplanar waveguide.
J2 provides DC power to the device. Starting from the
lower left pin, the second pin to the right (J2-3) is
connected to the device VDD pin (1). Two decoupling
capacitors (10 pF, 1000 pF) are included on this trace.
It is the responsibility of the customer to determine
proper supply decoupling for their design application.
The DEC pin (3) must be connected to a low
impedance AC ground for proper device operation. On
the board, two decoupling capacitors (C6 = 10 nF, C4 =
10 pF), located on the back of the board, perform this
function.
相关PDF资料
PDF描述
83502-21 3.5 GHz Low Power CMOS Divide-by-4 Prescaler
83502-22 3.5 GHz Low Power CMOS Divide-by-4 Prescaler
83503-21 3.5 GHz Low Power CMOS Divide-by-8 Prescaler
83503-22 3.5 GHz Low Power CMOS Divide-by-8 Prescaler
83511-01 DC - 1500MHz Low Power CMOS Divide-by-2 Prescaler
相关代理商/技术参数
参数描述
8350-121603-16A 制造商:Carling Technologies 功能描述:- Bulk
8350-122004-60A 制造商:Carling Technologies 功能描述:- Bulk
83502 制造商:ERNI Electronics 功能描述:CODEZT 2 1 SELLBAG 100
83502-00 制造商:PEREGRINE 制造商全称:PEREGRINE 功能描述:3.5 GHz Low Power UltraCMOS Divide-by-4 Prescaler Military Operating Temperature Range
83502005 功能描述:基本/快动开关 MAN PSH BTN 1PDT W3 83101 RoHS:否 制造商:Omron Electronics 触点形式:SPDT 执行器:Lever 电流额定值:5 A 电压额定值 AC:250 V 电压额定值 DC:30 V 功率额定值: 工作力:120 g IP 等级:IP 67 NEMA 额定值: 端接类型:Wire 安装:Panel