- 您现在的位置：买卖IC网 > PDF目录122717 > 9148F-18 (INTEGRATED DEVICE TECHNOLOGY INC) 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 PDF资料下载
参数资料
| 型号： | 9148F-18 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 封装： | 0.209 INCH, SSOP-28 |
| 文件页数： | 8/12页 |
| 文件大小： | 285K |
| 代理商： | 9148F-18 |
5
ICS9148-18
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9148-18. It is used to turn off the PCICLK (0:4) clocks for low power operation.
PCI_STOP# is synchronized by the ICS9148-18 internally. The minimum that the PCICLK (0:4) clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK (0:4) clocks. PCICLK (0:4) clocks are stopped in a low state and started with a full high pulse
width guaranteed. PCICLK (0:4) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.
CPU_STOP# Timing Diagram
CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.
CPU_STOP# is synchronized by the ICS9148-18. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is 100
CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low
state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs
and CPUCLK off latency is less than 4 CPUCLKs.
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist.
This signal is synchronized to the CPUCLKs inside the ICS9148-18.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9148.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
相关PDF资料 |
PDF描述 |
|---|---|
| 932S203YGLFT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1200DG-1LFT | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 935267488112 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 |
| 9ERS3165BGILF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| 9LPRS535BFLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9149 | 功能描述:电线导管 HF3C 1 BLACK 1 NPT W/NUT RoHS:否 制造商:Panduit 类型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 颜色:Light Gray 大小: 最大光束直径: 抗拉强度: 外部导管宽度:25 mm 外部导管高度:25 mm |
| 914900 | 功能描述:INTERFACE CBL IDC W/HOLES 64POS RoHS:是 类别:连接器，互连式 >> 接线板 - 接口模块 系列:Econoline RI 产品变化通告:Product Discontinuation 07/Oct/2011 标准包装:1 系列:PLUSCON VS 制程端连接:接线座，螺钉连接 控制端连接:RJ45 插孔（8） 控制端线缆固定器:- 位置 / 电极:64 特点:- 电压 - 额定:60V 额定电流（每触点）:1A 工作温度:0°C ~ 70°C 长度:8.31"（211.00mm） 宽:3.53"（89.60mm） 线规:20-26 AWG 其它名称:VS-PP-R-8XRJ45/5-SC |
| 91-490017-06P | 制造商:Amphenol Aerospace 功能描述:PLUG |
| 91-490017-06S | 制造商:Amphenol Aerospace 功能描述:PLUG |
| 9-1490019-0 | 功能描述:折皱器 CRIMPER, WIRE PREM RoHS:否 制造商:Hirose Connector 类型: 描述/功能:Cable and Shield Crimper |
发布紧急采购，3分钟左右您将得到回复。