参数资料
型号: 92HD87B1X5NDGXYYX
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, QCC40
封装: ROHS COMPLIANT, QFN-40
文件页数: 120/204页
文件大小: 2369K
代理商: 92HD87B1X5NDGXYYX
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页当前第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页
IDT CONFIDENTIAL
22
V 0.995 01/11
2009 INTEGRATED DEVICE TECHNOLOGY, INC.
92HD87
SINGLE CHIP PC AUDIO SYSTEM, CODEC+STEREO SPEAKER AMPLIFIER+CAPLESS HP+LDO
2.13. Analog PC-Beep
The codec does not support automatic routing of the PC_Beep pin to all outputs when the HD-Link is
in reset. Analog PC-Beep may be supported during HD-Link Reset if analog PC_Beep is manually
enabled before entering reset and the level shifters are locked. Analog PC_Beep is mixed at the port
and only ports enabled as outputs will pass PC_Beep. Analog PC_Beep (or a digital equivalent)
must not prevent passing WLP when analog PC_Beep is enabled. Analog PC_Beep, when enabled,
must not prevent other audio sources from playing (we must mix not mux.) An activity monitor will
allow the BTL amplifier (and cap-less headphone amplifiers if possible) to remain in shutdown when
the function group is in D3 until the beep pin is active and then quickly change to an active state
(within 10mS) to pass the beep tone. Beeps from ICH (from Beep.sys) can have a frequency of
about 37Hz to about 32KHz. Beep duration is programmable from 1mS to about 32 seconds. A typi-
cal beep under Windows XP is 500Hz or 2KHz and lasts 75ms or 150mS. Due to external XOR
gates used as mixers, the idle state may be logic 0 or logic 1.
PC-Beep may be attenuated and distorted when the CODEC is in D3 depending on the load imped-
ance seen by the output amplifier since all ports are in a low power state while in D3. Load imped-
ances of 10K or larger can support full scale outputs but lower impedance loads will distort unless
the output amplitude is reduced.
Analog PC_Beep is not supported in D3 Cold, or the vendor specific states D4/D5.
2.14. Digital PC-Beep
This block uses an 8-bit divider value to generate the PC beep from the 48kHz HD Audio Sync
pulse. The digital PC_Beep block generates the beep tone on all Pin Complexes that are currently
configured as outputs. The HD Audio spec states that the beep tone frequency = (48kHz HD Audio
SYNC rate) / (4*Divider), producing tones from 47 Hz to 12 kHz (logarithmic scale). Other audio
sources are disabled when digital PC_Beep is active.
It should be noted that digital PC Beep is disabled if the divider = 00h.
PC-Beep may be attenuated and distorted when the CODEC is in D3 depending on the load imped-
ance seen by the output amplifier since all ports are in a low power state while in D3. Load imped-
ances of 10K or larger can support full scale outputs but lower impedance loads will distort unless
the output amplitude is reduced. Digital PC_Beep requires a clock to operate and the CODEC will
prevent the system from stopping the bus clock while in D3 by setting the Clock_Stop_OK bit to 0 to
indicate that the part requires a clock.
2.15. Headphone Drivers
The codec implements capless headphone outputs. The Microsoft Windows Logo Program allows
up to the equivalent of 100ohms in series. However, an output level of +3dBV at the pin is required to
support 300mV at the jack with a 32ohm load and 1V with a 320 ohm load. Microsoft allows device
and system manufactures to limit output voltages to address EU safety requirements. (WLP 3.09 -
please refer to the latest Windows Logo Program requirements from Microsoft.)
The capless headphone drivers are supplied with +/-2.5V derived from AVDD. Therefore, it is possi-
ble to run the headphone supply from 5V and maintain ~60mW peak output power into 32 ohm
headphones. Headphone performance will degrade if more than one port is driving a 32 ohm load.
相关PDF资料
PDF描述
92HD87B2X5NDGXYYX8 SPECIALTY CONSUMER CIRCUIT, QCC40
92HD87B2X5NDGXYYX SPECIALTY CONSUMER CIRCUIT, QCC40
92HD87B3X5NDGXYYX8 SPECIALTY CONSUMER CIRCUIT, QCC40
92HD87B3X5NDGXYYX SPECIALTY CONSUMER CIRCUIT, QCC40
92HD87B4X5NDGXYYX8 SPECIALTY CONSUMER CIRCUIT, QCC40
相关代理商/技术参数
参数描述
92HD87B2X5NDGXRAX 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
92HD87B2X5NDGXRAX8 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
92HD87B3X5NDGXRAX 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
92HD87B3X5NDGXRAX8 制造商:Integrated Device Technology Inc 功能描述:Audio Codec 2ADC / 2DAC 24-Bit 40-Pin QFN EP T/R 制造商:Integrated Device Technology Inc 功能描述:40QFN - Tape and Reel
92HD87B4X5NDGXRAX 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel