- 您现在的位置：买卖IC网 > PDF目录122717 > 932S203AFLF (INTEGRATED DEVICE TECHNOLOGY INC) 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 932S203AFLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 0.300 INCH, GREEN, MO-118, SSOP-56 |
| 文件页数： | 14/19页 |
| 文件大小： | 284K |
| 代理商： | 932S203AFLF |
4
ICS932S203
0601E—12/22/04
Byte 0: Control Register
Notes:
1. R= Read only RW= Read and Write
2. PWD = Power on Default
3. The purpose of this bit is to allow a system designer to implement PCI_STOP functionality in one of two ways.
Wither the system designer can choose to use the externally provided PCI_STOP# pin to assert and de-assert
PCI_STOP functionality via SMBus Byte 0 Bit 3.
In Hardware mode it is not allowed to write to the SMBus Byte 0 Bit3. In Software mode it is not allowed to pull
the external PCI_STOP pin low. This avoids the issues related with Hardware started and software stopped
PCI_STOP conditions. The clock chip is to be operated in the Hardware or Software PCI_STOP mode ONLY, it
is not allowed to mix these modes.
In Hardware mode the SMBus byte 0 Bit 3 is R/W and should reflect the status of the part. Whether or not the
chip is in PCI_STOP mode.
Functionality PCI_STOP mode should be entered when [(PCI_STOP#=0) or (SMBus Byte 0 Bit 3 = 0)].
Byte 1: Control Register
t
i
B#
n
i
Pe
m
a
ND
W
Pe
p
y
Tn
o
i
t
p
i
r
c
s
e
D
0
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
1
t
i
B5
50
S
FX
R
p
u
r
e
w
o
p
n
o
d
e
l
p
m
a
s
n
i
p
0
S
F
f
o
e
u
l
a
v
e
h
t
s
t
c
e
l
f
e
R
2
t
i
B0
41
S
FX
R
p
u
r
e
w
o
p
n
o
d
e
l
p
m
a
s
n
i
p
1
S
F
f
o
e
u
l
a
v
e
h
t
s
t
c
e
l
f
e
R
3
t
i
B4
3#
P
O
T
S
_
I
C
P
3
XR
#
P
O
T
S
_
I
C
P
f
o
e
u
l
a
v
e
h
t
s
t
c
e
l
f
e
R
:
e
d
o
m
e
r
a
w
d
r
a
H
D
W
P
n
o
d
e
l
p
m
a
s
n
i
p
4
t
i
B-
1
)
d
e
v
r
e
s
e
R
(
5
t
i
B5
3H
C
V
/
1
_
6
V
30
W
R
z
H
M
8
4
/
z
H
M
6
t
c
e
l
e
S
H
C
V
z
H
M
8
4
=
1
,
z
H
M
6
=
0
6
t
i
B-
0
)
d
e
v
r
e
s
e
R
(
7
t
i
B-
d
a
e
r
p
S
d
e
l
b
a
n
E
0W
Rn
O
d
a
e
r
p
S
=
1
,
f
O
d
a
e
r
p
S
=
0
t
i
B#
n
i
Pe
m
a
ND
W
Pe
p
y
Tn
o
i
t
p
i
r
c
s
e
D
0
t
i
B1
5
,
2
5
0
T
K
L
C
U
P
C
0
C
K
L
C
U
P
C
1W
Rd
e
l
b
a
n
E
=
1
d
e
l
b
a
s
i
D
=
0
1
t
i
B8
4
,
9
4
1
T
K
L
C
U
P
C
1
C
K
L
C
U
P
C
1W
Rd
e
l
b
a
n
E
=
1
d
e
l
b
a
s
i
D
=
0
2
t
i
B4
4
,
5
4
2
T
K
L
C
U
P
C
2
C
K
L
C
U
P
C
1W
Rd
e
l
b
a
n
E
=
1
d
e
l
b
a
s
i
D
=
0
3
t
i
B1
5
,
2
50
-
d
e
v
r
e
s
e
R
4
t
i
B8
4
,
9
40
-
d
e
v
r
e
s
e
R
5
t
i
B4
4
,
5
40
-
d
e
v
r
e
s
e
R
6
t
i
B4
5
,
3
5
3
T
K
L
C
U
P
C
3
C
K
L
C
U
P
C
1W
Rd
e
l
b
a
n
E
=
1
d
e
l
b
a
s
i
D
=
0
7
t
i
B3
40
L
E
S
T
L
U
MX
R
0
L
E
S
T
L
U
M
f
o
e
u
l
a
v
t
n
e
r
u
c
e
h
t
s
t
c
e
l
f
e
R
相关PDF资料 |
PDF描述 |
|---|---|
| 950201AFLFT | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1201HFLF | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 935270050128 | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 935269195118 | 8 I/O, PIA-GENERAL PURPOSE, PDSO16 |
| 935056380512 | 8 CHANNEL(S), 115.2K bps, SERIAL COMM CONTROLLER, PQCC84 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 932S203AFLN | 功能描述:时钟发生器及支持产品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 932S203AFLNT | 功能描述:时钟发生器及支持产品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 932S203AGLF | 功能描述:时钟发生器及支持产品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 932S203AGLFT | 功能描述:时钟发生器及支持产品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| 932S203YFLXT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator with 133MHz Differential CPU Clocks |
发布紧急采购，3分钟左右您将得到回复。