参数资料
型号: 935248860112
厂商: NXP SEMICONDUCTORS
元件分类: 总线收发器
英文描述: HC/UH SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
封装: SOT-355, 24 PIN
文件页数: 3/10页
文件大小: 99K
代理商: 935248860112
September 1993
2
Philips Semiconductors
Product specication
Octal bus transceiver/register; 3-state
74HC/HCT652
FEATURES
Multiplexed real-time and stored
data
Independent register for A and B
buses
Independent enables for A and B
buses
3-state
Output capability: Bus driver
Low power consumption by CMOS
technology
ICC category: MSI.
APPLICATIONS
Bus interfaces.
DESCRIPTION
The 74HC/HCT652 are high-speed
SI-gate CMOS devices and are pin
compatible with Low power Schottky
TTL (LSTTL). They are specified in
compliance with Jedec standard
no. 7A.
The 74HC/HCT652 consist of 8
non-inverting bus transceiver circuits
with 3-state outputs, D-type flip-flops
and central circuitry arranged for
multiplexed transmission of data
directly from the data bus or from the
internal storage registers. Data on the
“A” or “B” or both buses, will be stored
in the internal registers, at the
appropriate clock pins (CPAB or
CPBA) regardless of the select pins
(SAB and SBA) or output enable (OEAB
and OEBA) control pins. Depending
on the select inputs SAB and SBA data
can directly go from input to output
(real time mode) or data can be
controlled by the clock (storage
mode), this is when the output enable
pins this operating mode permits. The
output enable pins OEAB and OEBA
determine the operation mode of the
transceiver. When OEAB is LOW, no
data transmission from An to Bn is
possible and when OEBA is HIGH,
there is no data transmission from Bn
to An possible. When SAB and SBA are
in the real time transfer mode, it is
also possible to store data without
using the internal D-type flip-flops by
simultaneously enabling OEAB and
OEBA. In this configuration each
output reinforces its input. Thus when
all other data sources to the two sets
of bus lines are at high-impedance,
each set of the bus lines will remain at
its last state. This type differs from the
HC/HCT646 in one extra
bus-management function. This is the
possibility to transfer stored “A data to
the “B” bus and transfer stored ”B”
data to the ”A” bus at the same time.
The examples at the application
information demonstrate all bus
management functions.
Schmitt-trigger action in the clock
inputs makes the circuit highly
tolerant to slower clock rise and fall
times.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25°C; tr =tf = 6 ns; VCC = 4.5 V; CL = 50 pF.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
∑ (CL × VCC2 × fo) = sum of the outputs
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPLH/tPZL
propagation delay An/Bn to Bn /An
CL = 15 pF;
VCC =5 V
13
ns
propagation delay CPAB/CPBA to Bn /An
18
20
ns
propagation delay SAB/SBA to Bn /An
20
23
ns
tPHZ/tPZL
3-state output enable time OEAB/OEBA to Bn/An
14
15
ns
tPHZ/tPLZ
3-state output disable time OEAB/OEBA to Bn/An
12
13
ns
fmax
maximum clock frequency
92
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per channel
notes 1 and 2
26
28
pF
相关PDF资料
PDF描述
935051180112 HCT SERIES, OCTAL 1-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDIP24
935248840112 HC/UH SERIES, OCTAL 1-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
935248840118 HC/UH SERIES, OCTAL 1-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
935051630118 SPECIALTY TELECOM CIRCUIT, PDSO20
935051630602 SPECIALTY TELECOM CIRCUIT, PDSO20
相关代理商/技术参数
参数描述
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E
935252-5 制造商:C-H 功能描述:935252-5
935257650112 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112
935260093112 制造商:NXP Semiconductors 功能描述:IC AVIC ADV BASESTATION 14SOIC