参数资料
| 型号： | 93AA56/SN |
| 厂商： | Microchip Technology |
| 文件页数： | 11/22页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 2KBIT 2MHZ 8SOIC |
| 标准包装： | 100 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 2K（256 x 8 或 128 x 16） |
| 速度： | 1MHz，2MHz |
| 接口： | Microwire 3 线串行 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 管件 |
| 产品目录页面： | 1451 (CN2011-ZH PDF) |
93AA46/56/66
3.0
PIN DESCRIPTION
After detection of a Start condition the specified number
of clock cycles (respectively low-to-high transitions of
TABLE 3-1:
Name
CS
CLK
PIN FUNCTION TABLE
Function
Chip Select
Serial Data Clock
CLK) must be provided. These clock cycles are
required to clock in all required opcode, address and
data bits before an instruction is executed (see instruc-
tion set truth table). CLK and DI then become “don't
care” inputs waiting for a new Start condition to be
detected.
DI
DO
V SS
ORG
Serial Data Input
Serial Data Output
Ground
Memory Configuration
Note:
3.3
CS must go low between consecutive
instructions.
Data In (DI)
NU
V CC
Not Utilized
Power Supply
Data In is used to clock in a Start bit, opcode, address
and data synchronously with the CLK input.
3.1
Chip Select (CS)
3.4
Data Out (DO)
A high level selects the device. A low level deselects
the device and forces it into Standby mode. However, a
programming cycle which is already initiated and/or in
progress will be completed, regardless of the CS input
signal. If CS is brought low during a program cycle, the
device will go into Standby mode as soon as the
programming cycle is completed.
CS must be low for 250 ns minimum (T CSL ) between
consecutive instructions. If CS is low, the internal
control logic is held in a Reset status.
Data Out is used in the Read mode to output data
synchronously with the CLK input (T PD after the
positive edge of CLK).
This pin also provides Ready/Busy status information
during erase and write cycles. Ready/Busy status infor-
mation is available on the DO pin if CS is brought high
after being low for minimum chip select low time (T CSL )
and an erase or write operation has been initiated.
The status signal is not available on DO, if CS is held
low or high during the entire write or erase cycle. In all
3.2
Serial Clock (CLK)
other cases DO is in the High-Z mode. If status is
checked after the write/erase cycle, a pull-up resistor
The Serial Clock is used to synchronize the communi-
on DO is required to read the Ready signal.
cation between a master device and the 93AAXX.
Opcode, address, and data bits are clocked in on the
3.5
Organization (ORG)
positive edge of CLK. Data bits are also clocked out on
the positive edge of CLK.
CLK can be stopped anywhere in the transmission
sequence (at high or low level) and can be continued
anytime with respect to clock high time (T CKH ) and
clock low time (T CKL ). This gives the controlling master
freedom in preparing opcode, address and data.
CLK is a “don't care” if CS is low (device deselected). If
CS is high, but Start condition has not been detected,
any number of clock cycles can be received by the
device without changing its status (i.e., waiting for Start
condition).
CLK cycles are not required during the self-timed write
(i.e., auto erase/write) cycle.
? 2004 Microchip Technology Inc.
When ORG is connected to V CC , the (x16) memory
organization is selected. When ORG is tied to V SS , the
(x8) memory organization is selected. ORG can only be
floated for clock speeds of 1MHz or less for the (x16)
memory organization. For clock speeds greater than 1
MHz, ORG must be tied to V CC or V SS .
DS20067J-page 11
相关PDF资料 |
PDF描述 |
|---|---|
| XC6SLX75T-N3FGG484I | IC FPGA SPARTAN-6 484FBGA |
| 25AA080B-I/SN | IC EEPROM 8KBIT 10MHZ 8SOIC |
| XC6SLX75T-2FG484I | IC FPGA SPARTAN 6 484FGGBGA |
| XC6SLX75T-2FGG484I | IC FPGA SPARTAN 6 74K 484FGGBGA |
| 25LC080C-I/SN | IC SRL EEPROM 1KX8 2.5V 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 93AA56T/P | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:1K/2K/4K 1.8V Microwire Serial EEPROM |
| 93AA56T/SM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SERIAL EEPROM|256X8/128X16|CMOS|SOP|8PIN|PLASTIC |
| 93AA56T/SN | 功能描述:电可擦除可编程只读存储器 256x8-128x16 - 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| 93AA56T-/SN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microwire Serial EEPROM |
| 93AA56T-I/SN | 功能描述:电可擦除可编程只读存储器 256x8-128x16 - 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。