参数资料
型号: 93C56A-I/MS
厂商: Microchip Technology
文件页数: 6/36页
文件大小: 0K
描述: IC EEPROM 2KBIT 2MHZ 8MSOP
标准包装: 100
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 2K (256 x 8)
速度: 2MHz
接口: Microwire 3 线串行
电源电压: 4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-TSSOP,8-MSOP(0.118",3.00mm 宽)
供应商设备封装: 8-MSOP
包装: 管件
产品目录页面: 1451 (CN2011-ZH PDF)
93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C
2.0
FUNCTIONAL DESCRIPTION
2.3
Data Protection
When the ORG pin (93XX56C) pin is connected to
V CC , the (x16) organization is selected. When it is
connected to ground, the (x8) organization is selected.
Instructions, addresses and write data are clocked into
the DI pin on the rising edge of the clock (CLK). The DO
pin is normally held in a High-Z state except when read-
ing data from the device, or when checking the Ready/
Busy status during a programming operation. The
Ready/ Busy status can be verified during an Erase/
Write operation by polling the DO pin; DO low indicates
that programming is still in progress, while DO high
indicates the device is ready. DO will enter the High-Z
state on the falling edge of CS.
All modes of operation are inhibited when V CC is below
a typical voltage of 1.5V for ‘93AA’ and ‘93LC’ devices
or 3.8V for ‘93C’ devices.
The EWEN and EWDS commands give additional
protection against accidentally programming during
normal operation.
Note: For added protection, an EWDS command
should be performed after every write
operation and an external 10 k ?? pull-down
protection resistor should be added to the
CS pin.
After power-up, the device is automatically in the
2.1
Start Condition
EWDS mode. Therefore, an EWEN instruction must be
performed before the initial ERASE or WRITE instruction
The Start bit is detected by the device if CS and DI are
both high with respect to the positive edge of CLK for
the first time.
can be executed.
Block Diagram
Before a Start condition is detected, CS, CLK and DI
may change in any combination (except to that of a
V CC
V SS
Start condition), without resulting in any device
operation (Read, Write, Erase, EWEN, EWDS, ERAL
or WRAL). As soon as CS is high, the device is no
longer in Standby mode.
An instruction following a Start condition will only be
executed if the required opcode, address and data bits
Memory
Array
Address
Decoder
Address
Counter
for any particular instruction are clocked in.
Note: When preparing to transmit an instruction,
either the CLK or DI signal levels must be
at a logic low as CS is toggled active high.
2.2
Data In/Data Out (DI/DO)
It is possible to connect the Data In and Data Out pins
together. However, with this configuration it is possible
for a “bus conflict” to occur during the “dummy zero”
DI
ORG*
CS
CLK
Data Register
Mode
Decode
Logic
Clock
Register
Output
Buffer
DO
that precedes the read operation if A0 is a logic high
level. Under such a condition the voltage level seen at
Data Out is undefined and will depend upon the relative
impedances of Data Out and the signal source driving
A0. The higher the current sourcing capability of A0,
the higher the voltage at the Data Out pin. In order to
limit this current, a resistor should be connected
between DI and DO.
DS21794G-page 6
*ORG input is not available on A/B devices
? 2003-2011 Microchip Technology Inc.
相关PDF资料
PDF描述
EP1S60F1020C6N IC STRATIX FPGA 60K LE 1020-FBGA
A54SX32A-1CQ256 IC FPGA SX 48K GATES 256-CQFP
93C56A-I/ST IC EEPROM 2KBIT 2MHZ 8TSSOP
EP4SGX110FF35C4N IC STRATIX IV FPGA 110K 1152FBGA
HSC49DRYI-S93 CONN EDGECARD 98POS DIP .100 SLD
相关代理商/技术参数
参数描述
93C56AK 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microwire Serial EEPROM
93C56AKI 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microwire Serial EEPROM
93C56AMS 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93C56AOT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM
93C56AP 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:2K Microwire Compatible Serial EEPROM