- 您现在的位置：买卖IC网 > PDF目录42446 > 93C66CT-E/OT 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO6 PDF资料下载
参数资料
| 型号： | 93C66CT-E/OT |
| 元件分类： | PROM |
| 英文描述： | 256 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO6 |
| 封装： | LEAD FREE, PLASTIC, SC-74A, SOT-23, 6 PIN |
| 文件页数： | 10/38页 |
| 文件大小： | 700K |
| 代理商： | 93C66CT-E/OT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
93XX46X/56X/66X/76X/86X
DS21929D-page 18
2007 Microchip Technology Inc.
4.5
Organization (ORG)
When the ORG pin is connected to VCC or Logic HI, the
(x16) memory organization is selected. When the ORG
pin is tied to VSS or Logic LO, the (x8) memory
organization is selected. For proper operation, ORG
must be tied to a valid logic level.
For devices without the ORG functionality, there is no
internal connection to the ORG pin. In these devices
the functionality has been set at the factory to support
a single word size.
‘A’ series devices – x8 organization
‘B’ series devices – x16 organization
4.6
Program Enable (PE)
A logic level on the PE pin will enable or disable the abil-
ity to write data to the memory array in only the 8-lead
93XX76C and 93XX86C devices. For all other devices
the PE function is not present and the PE pin is a no
connect. When driving the PE pin to a logic High, the
device can be programmed, but when the PE pin is
driven Low, programming is inhibited. This pin is used
in parallel with the EWEN/EWDS latch to protect the
memory array from inadvertent writes, as shown in
In either the 93XX76C or 93XX86C devices, the PE pin
must be tied to a specific logic level and cannot be
floated. In all other devices without the PE function, the
PE pin has no internal connections and programming is
always enabled.
TABLE 4-2:
WRITE PROTECTION SCHEME
EWEN/EWDS Latch
PE Pin*
Array WRITE
Enabled
1
Yes
Disabled
1
No
Enabled
0
No
Disabled
0
No
* PE pin level does not alter the state of the EWEN/EWDS latch.
Note:
For devices with PE functionality such as 93XX76C or 93XX86C, the write sequence requires a logic high
signal on the PE pin prior to the rising edge of clock on the last data bit.
相关PDF资料 |
PDF描述 |
|---|---|
| 93C86BT-E/P | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDIP8 |
| 93AA56AT-E/MS | 256 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93AA56B-E/MC | 256 X 8 MICROWIRE BUS SERIAL EEPROM, PDSO8 |
| 93AA66CT-I/P | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDIP8 |
| 93C76CT-I/P | 128 X 8 MICROWIRE BUS SERIAL EEPROM, PDIP8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 93C66CTEOTG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66CTEP | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66CTEPG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66CTESN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
| 93C66CTESNG | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:4K Microwire Compatible Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。