- 您现在的位置：买卖IC网 > PDF目录122717 > 952302AG (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | 952302AG |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 |
| 文件页数： | 5/17页 |
| 文件大小： | 153K |
| 代理商： | 952302AG |
13
ICS952302
0957B—10/05/04
CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power
operation. CLK_STOP# is synchronized by the ICS952302.The minimum that the CPU clock is enabled (CLK_STOP#
high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled.The CPU clocks
will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse.
CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is
synchronized to the CPU clocks inside the ICS952302.
3. CLK_STOP# signal.
4. All other clocks continue to run undisturbed.
PCICLK
CPUCLK _F
PCI_STOP# (High)
CLK_STOP#
INTERNAL
CPUCLK
相关PDF资料 |
PDF描述 |
|---|---|
| 9148F-18 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 932S203YGLFT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1200DG-1LFT | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 935267488112 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 |
| 9ERS3165BGILF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 952303 | 制造商:Weidmuller 功能描述:NEXT 26/26/16 3GP PAINTED -EA - Bulk |
| 9523030000 | 制造商:Weidmuller 功能描述:NEXT 26/26/16 3GP PAINTED |
| 952304 | 制造商:Weidmuller 功能描述:NEXT 38/26/16 3GP PAINTED -EA - Bulk |
| 9523040000 | 制造商:Weidmuller 功能描述:NEXT 38/26/16 3GP PAINTED |
| 9523042 | 制造商:Molex 功能描述:CONNECTOR PCB 4WAY |
发布紧急采购，3分钟左右您将得到回复。