- 您现在的位置：买卖IC网 > PDF目录25516 > 954201BGT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 954201BGT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 6.10 MM, 0.50 MM PITCH, GREEN, MO-153, TSSOP-56 |
| 文件页数： | 1/20页 |
| 文件大小： | 219K |
| 代理商： | 954201BGT |
Integrated
Circuit
Systems, Inc.
ICS954201
0819H—02/17/06
Pin Configuration
Recommended Application:
CK410M clock, Intel Yellow Cover part
Output Features:
2 - 0.7V current-mode differential CPU pairs
7 - 0.7V current-mode differential SRC pair for SATA and
PCI-E
1 - 0.7V current-mode differential CPU/SRC selectable
pair
4 - PCI (33MHz)
2 - PCICLK_F, (33MHz) free-running
1 - USB, 48MHz
1 - DOT, 96MHz, 0.7V current differential pair
1 - REF, 14.318MHz
Key Specifications:
CPU outputs cycle-cycle jitter < 85ps
SRC outputs cycle-cycle jitter < 125ps
PCI outputs cycle-cycle jitter < 500ps
+/- 300ppm frequency accuracy on CPU & SRC clocks
+/- 100ppm frequency accuracy on USB clocks
Programmable Timing Control Hub for Mobile P4 Systems
Functionality
Features/Benefits:
Supports tight ppm accuracy clocks for Serial-ATA and
PCI-Express
Supports spread spectrum modulation, 0 to -0.5%
down spread
Supports CPU clocks up to 400MHz
Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
Supports undriven differential CPU, SRC pair in PD#
for power management.
56-pin SSOP & TSSOP
VDDPCI 1
56 PCICLK2
GND 2
55 PCI/SRC_STOP#
PCICLK3 3
54 CPU_STOP#
PCICLK4 4
53 FS_C/TEST_SEL
PCICLK5 5
52 REFOUT
GND 6
51 GND
VDDPCI 7
50 X1
ITP_EN/PCICLK_F0 8
49 X2
PCICLK_F1 9
48 VDDREF
Vtt_PwrGd#/PD 10
47 SDATA
VDD4811
46SCLK
USB_48MHz/FS_A 12
45 GND
GND 13
44 CPUCLKT0
DOTT_96MHz 14
43 CPUCLKC0
DOTC_96MHz 15
42 VDDCPU
FS_B/TEST_MODE 16
41 CPUCLKT1
SRCCLKT0 17
40 CPUCLKC1
SRCCLKC0 18
39 IREF
SRCCLKT1 19
38 GNDA
SRCCLKC1 20
37 VDDA
VDDSRC 21
36 CPUCLKT2_ITP/SRCCLKT7
SRCCLKT2 22
35 CPUCLKC2_ITP/SRCCLKC7
SRCCLKC2 23
34 VDDSRC
SRCCLKT3 24
33 SRCCLKT6
SRCCLKC3 25
32 SRCCLKC6
SRCCLKT4_SATA 26
31 SRCCLKT5
SRCCLKC4_SATA 27
30 SRCCLKC5
VDDSRC 28
29 GND
IC
S
954201
FS_C
1
FS_B
2 FS_A2
CPU
MHz
SRC
MHz
PCI
MHz
REF
MHz
USB
MHz
DOT
MHz
0
266.66
100.00
33.33 14.318
48.00
96.00
0
1
133.33
100.00
33.33 14.318
48.00
96.00
0
1
0
200.00
100.00
33.33 14.318
48.00
96.00
0
1
166.66
100.00
33.33 14.318
48.00
96.00
1
0
333.33
100.00
33.33 14.318
48.00
96.00
1
0
1
100.00
33.33 14.318
48.00
96.00
1
0
400.00
100.00
33.33 14.318
48.00
96.00
1
14.318
48.00
96.00
1. FS_C is a three-level input. Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FS_B and FS_A are low-threshold inputs. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
RESERVED
相关PDF资料 |
PDF描述 |
|---|---|
| 954204BGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954204BGT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954204AGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954204AGT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 954206BGT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 954204BGLF | 制造商:Integrated Device Technology Inc 功能描述:56 TSSOP (LEAD FREE) - Rail/Tube |
| 954204BGLN | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin TSSOP Tube |
| 954204BGLNT | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin TSSOP T/R |
| 954204CGLF | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 954204CGLFT | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。