参数资料
型号: 95V157AGIT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封装: 0.240 INCH, MO-153, TSSOP-48
文件页数: 4/11页
文件大小: 235K
代理商: 95V157AGIT
2
ICS95V157
0501B—12/02/03
Pin Descriptions
This PLL Clock Buffer is designed for a VDD of 2.5V, an AVDD of 2.5V and differential data input and output levels.
ICS95V157 is a zero delay buffer that distributes a single-ended clock input (CLK_INT) to ten differential pair of clock
outputs (CLKT[0:9], CLKC[0:9]) and one single-ended feedback clock output (FB_OUTT). The clock outputs are
controlled by the input clocks (CLK_INT), the feedback clock (FB_INT), the 2.5-V LVCMOS input (PD#) and the analog
power input (AVDD). When input (PD#) is low while power is applied, the receivers are disabled, the PLL is turned off
and the differential clock outputs are tri-stated. When AVDD is grounded, the PLL is turned off and bypassed for test
purposes.
The PLL in the ICS95V157 clock driver uses the input clocks (CLK_INT) and the feedback clock (FB_INT) to provide
high-performance, low-skew, low-jitter, output differential clocks (CLKT [0:9], CLKC [0:9]). ICS95V157 is also able to
track Spread Spectrum Clock (SSC) for reduced EMI.
ICS95V157 is characterized for operation from 0°C to 85°C.
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
,
1
2
,
5
1
,
2
1
,
1
,
4
,
5
4
,
8
3
,
4
3
,
8
2
D
VR
W
PV
5
.
2
,
y
l
p
u
s
r
e
w
o
P
,
5
2
,
4
2
,
8
1
,
8
,
7
,
1
8
4
,
2
4
,
1
4
,
1
3
D
N
GR
W
Pd
n
u
o
r
G
6
1D
D
V
AR
W
PV
5
.
2
,
y
l
p
u
s
r
e
w
o
p
g
o
l
a
n
A
7
1D
N
G
AR
W
Pd
n
u
o
r
g
o
l
a
n
A
,
6
4
,
4
,
9
3
,
9
2
,
7
2
3
,
5
,
0
1
,
0
2
,
2
]
0
:
9
[
T
K
L
CT
U
Os
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
k
c
o
l
C
"
e
u
r
T
"
,
7
4
,
3
4
,
0
4
,
0
3
,
6
2
,
6
,
9
,
9
1
,
3
2
]
0
:
9
[
C
K
L
CT
U
Os
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
s
k
c
o
l
c
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
3
1T
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
e
u
r
T
"
2
3T
T
U
O
_
B
FT
U
O
s
e
h
c
t
i
w
s
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
e
u
r
T
"
o
t
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
e
h
t
a
T
N
I
_
B
F
6
3T
N
I
_
B
FN
I
r
o
f
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
k
c
a
b
d
e
f
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
e
u
r
T
"
r
o
r
e
s
a
h
p
e
t
a
n
i
m
il
e
o
t
T
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
5
3
,
3
,
4
1C
/
N-
d
e
t
c
e
n
o
c
t
o
N
7
3#
D
PN
It
u
p
n
i
S
O
M
C
V
L
.
n
w
o
D
r
e
w
o
P
相关PDF资料
PDF描述
95V157AGLFT 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
95V157AG 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
95V157AGI 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
95V157AGT 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
95V157AGLF 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
相关代理商/技术参数
参数描述
95V157AGLF 功能描述:时钟驱动器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
95V157AGLFT 功能描述:时钟驱动器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
95V157AGT 功能描述:Clock Fanout Buffer (Distribution) IC 233MHz 48-TFSOP (0.240", 6.10mm Width) 制造商:idt, integrated device technology inc 系列:- 包装:带卷(TR) 零件状态:过期 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:无/是 输入:时钟 输出:SSTL-2 频率 - 最大值:233MHz 电压 - 电源:2.3 V ~ 2.7 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TFSOP(0.240",6.10mm 宽) 供应商器件封装:48-TSSOP 标准包装:1,000
95V2F857AHLF 功能描述:时钟驱动器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
95V2F857AHLFT 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Driver Single 45MHz to 233MHz 56-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:56 BGA (GREEN) - Tape and Reel