- 您现在的位置：买卖IC网 > PDF目录25570 > 9LPRS501SKLFT (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 PDF资料下载
参数资料
| 型号： | 9LPRS501SKLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
| 封装： | ROHS COMPLIANT, PLASTIC, MLF-64 |
| 文件页数： | 4/27页 |
| 文件大小： | 228K |
| 代理商： | 9LPRS501SKLFT |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
IDTTM/ICSTM
64-pin CK505 w/Fully Integrated Voltage Regulator + Integrated Series Resistor
1121G—05/19/11
Advance Information
ICS9LPRS501
64-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR
12
Absolute Maximum Ratings - DC Parameters
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Notes
Maximum Supply Voltage
VDDxxx
Supply Voltage
4.6
V
7
Maximum Supply Voltage
VDDxxx_IO
Low-Voltage Differential I/O Supply
3.8
V
7
Maximum Input Voltage
VIH
3.3V Inputs
4.6
V
4,5,7
Minimum Input Voltage
VIL
Any Input
GND - 0.5
V
4,7
Case Temperature
Tcase
115
°C
Thermal Resistance from Die to
Ambient Air
JA
32.5
°C/W
Thermal Resistance from Die to
Package Case
JC
68.2
°C/W
Storage Temperature
Ts
-
-65
150
°C
4,7
Input ESD protection
ESD prot
Human Body Model
2000
V
6,7
1Guaranteed by design and characterization, not 100% tested in production.
2 Operation under these conditions is neither implied, nor guaranteed.
3 Maximum input voltage is not to exceed VDD
Clock Jitter Specs - Low Power Differential Outputs
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
CPU Jitter - Cycle to Cycle
CPUJC2C
Differential Measurement
58.1
85
ps
1
SRC Jitter - Cycle to Cycle
SRCJC2C
Differential Measurement
36.2
125
ps
1,2
SATA Jitter - Cycle to Cycle
SATAJC2C
Differential Measurement
46.8
125
ps
1
DOT Jitter - Cycle to Cycle
DOTJC2C
Differential Measurement
73.0
250
ps
1
NOTES on DIF Output Jitter: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).
1JItter specs are specified as measured on a clock characterization board. System designers need to take special care not to use these numbers, as the
in-system performance will be somewhat degraded. The receiver EMTS (chispet or CPU) will have the receiver jitter specs as measured in a real system.
2 Phase jitter requirement: The SRC outputs will meet the reference clock jitter requiremernts from the PCI Express Gen1 Base Spec. The test is
performed on a component test board under quiet condittions with all outputs on. Jitter analysis is performed using the standardized tool provided by the
PCI SIG.
AC Electrical Characteristics - Low Power Differential Outputs
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Rising Edge Slew Rate
tSLR
Averaging on
2.5
3.35
4
V/ns
2, 3
Falling Edge Slew Rate
tFLR
Averaging on
2.5
3.30
4
V/ns
2, 3
Slew Rate Variation
tSLVAR
Averaging on
20
%
1, 10
Differential Voltage Swing
VSWING
Averaging off
300
mV
2
Crossing Point Voltage
VXABS
Averaging off
300
405.5
550
mV
1,4,5
Crossing Point Variation
VXABSVAR
Averaging off
60
140
mV
1,4,9
Maximum Output Voltage
VHIGH
Averaging off
894
1150
mV
1,7
Minimum Output Voltage
VLOW
Averaging off
-300
59.5
mV
1,8
Duty Cycle
DCYC
Averaging on
45
51.0
55
%
2
CPU[1:0] Skew
CPUSKEW10
Differential Measurement
47
100
ps
1
CPU[2_ITP:0] Skew
CPUSKEW20
Differential Measurement
125
150
ps
1
SRC[10:0] Skew
SRCSKEW
Differential Measurement
704
3000
ps
1,6
1Measurement taken for single ended waveform on a component test board (not in system)
2 Measurement taken from differential waveform on a component test board. (not in system)
3 Slew rate emastured through V_swing voltage range centered about differential zero
4 Vcross is defined at the voltage where Clock = Clock#, measured on a component test board (not in system)
9 The total variation of all Vcross measurements in any particular system. Note this is a subset of V_cross min/mas (V_Cross absolute) allowed. The
intent is to limit Vcross induced modulation by setting C_cross_delta to be smaller than V_Cross absolute.
10 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross
point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge
rate calculations.
5 Only applies to the differential rising edge (Clock rising, Clock# falling)
6 Total distributed intentional SRC to SRC skew.
7 The max voltage including overshoot.
8 The min voltage including undershoot.
NOTES on DIF Output AC Specs: (unless otherwise noted, guaranteed by design and characterization, not 100% tested in production).
相关PDF资料 |
PDF描述 |
|---|---|
| 9LPRS501YKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC64 |
| 9LPRS502YFLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 9LPRS502YGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 9LPRS502YKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC56 |
| 9LPRS511EGLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9LPRS501YGLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:64-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR |
| 9LPRS501YKLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:64-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR |
| 9LPRS502HGLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS502HGLF LOGIC AND TIMING MISC - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS502HGLF Logic and Timing Misc |
| 9LPRS502PGLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS502PGLF PHASED LOCKED LOOP (PLL) - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS502PGLF Phased Locked Loop (PLL) |
| 9LPRS502SFLF | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。