- 您现在的位置：买卖IC网 > PDF目录25570 > 9LPRS545CGLF (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 PDF资料下载
参数资料
| 型号： | 9LPRS545CGLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 封装： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 |
| 文件页数： | 4/17页 |
| 文件大小： | 215K |
| 代理商： | 9LPRS545CGLF |
12
Integrated
Circuit
Systems, Inc.
ICS9LPRS545
Datasheet
1479A—07/28/09
Byte 4 Output Enable and Spread Spectrum Disable Register
Bit
Pin
Name
Description
Type
0
1
Default
7
SRC3_OE
Output enable for SRC3
RW
Output Disabled
Output Enabled
1
6
SATA/SRC2_OE
Output enable for SATA/SRC2
RW
Output Disabled
Output Enabled
1
5
Reserved
RW
0
4
SRC0/DOT96_OE
Output enable for SRC0/DOT96
RW
Output Disabled
Output Enabled
1
3
CPU1_OE
Output enable for CPU1
RW
Output Disabled
Output Enabled
1
2
CPU0_OE
Output enable for CPU0
RW
Output Disabled
Output Enabled
1
PLL1_SSC_ON
Enable PLL1's spread modulation
RW
Spread Disabled
Spread Enabled
1
0
Reserved
RW
0
Byte 5 Clock Request Enable/Configuration Register
Bit
Pin
Name
Description
Type
0
1
Default
7
CR#_A_EN
Enable CR#_A (clk req),
PCI0_OE must be = 1 for this bit to take effect
RW
Disable CR#_A
Enable CR#_A
0
6
CR#_A_SEL
Sets CR#_A to control either SRC0 or SRC2
RW
CR#_A -> SRC0
CR#_A -> SRC2
0
5
Reserved
RW
0
4
Reserved
RW
0
3
CR#_C_EN
Enable CR#_C (clk req)
RW
Disable CR#_C
Enable CR#_C
0
2
CR#_C_SEL
Sets CR#_C -> SRC0 or SRC2
RW
CR#_C -> SRC0
CR#_C -> SRC2
0
1
CR#_D_EN
Enable CR#_D (clk req)
RW
Disable CR#_D
Enable CR#_D
0
CR#_D_SEL
Sets CR#_D -> SRC1 or SRC4
RW
NA, SRC1 not
present
CR#_D -> SRC4
0
Byte 6 Clock Request Enable/Configuration and Stop Control Register
Bit
Pin
Name
Description
Type
0
1
Default
7
Reserved
RW
0
6
CR#_F_EN
Enable CR#_F (clk req) -> SRC8
RW
Disable CR#_F
Enable CR#_F
0
5
Reserved
RW
0
4
Reserved
RW
0
3
Reserved
RW
0
2
Reserved
RW
0
1
Reserved
RW
0
SRC_STP_CRTL
If set, SRCs (except SRC1) stop with PCI_STOP#
RW
Free Running
Stops with
PCI_STOP#
assertion
0
Byte 7 Vendor ID/ Revision ID
Bit
Pin
Name
Description
Type
0
1
Default
7
Rev Code Bit 3
R
X
6
Rev Code Bit 2
R
X
5
Rev Code Bit 1
R
X
4
Rev Code Bit 0
R
X
3
Vendor ID bit 3
R
0
2
Vendor ID bit 2
R
0
1
Vendor ID bit 1
R
0
Vendor ID bit 0
R
1
ICS is 0001
B rev = 0001
C rev = 0010
Vendor ID
ICS is 0001, binary
Revision ID
Rev B = 0001
Rev C = 0010
相关PDF资料 |
PDF描述 |
|---|---|
| 9LPRS545BFLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS545BFLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS545CGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS545BGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LRS3187BKILF | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9LPRS552AGLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS552AGLF GENERAL PURPOSE SEMICONDUCTORS - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS552AGLF General Purpose Semiconductors |
| 9LPRS926EGLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS926EGLF GENERAL PURPOSE SEMICONDUCTORS - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS926EGLF General Purpose Semiconductors |
| 9LPRS926EGLFT | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS926EGLFT LOGIC AND TIMING MISC - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS926EGLFT Logic and Timing Misc |
| 9LQA01241 | 制造商:Denon Electronics 功能描述:REAR PLATE D-M10 |
| 9LQA01441 | 制造商:Denon 功能描述:TOP COVERAVR1600 |
发布紧急采购，3分钟左右您将得到回复。