- 您现在的位置：买卖IC网 > PDF目录25570 > 9P935AFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 9P SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | 9P935AFLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9P SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.209 INCH, ROHS COMPLIANT, MO-150, SSOP-28 |
| 文件页数： | 2/13页 |
| 文件大小： | 191K |
| 代理商： | 9P935AFLFT |
IDTTM/ICSTM
DDR I/DDR II Phase Lock Loop Zero Delay Buffer
ICS9P935
REV H
12/1/08
ICS9P935
DDR I/DDR II Phase Lock Loop Zero Delay Buffer
10
Table 1: 7-Steps Skew Programming Table
7 Step
11
10
01
00
LSB
11
600 ps
500 ps
400 ps
300 ps
10
N/A
200 ps
01
N/A
100 ps
00
N/A
0.0 ps
MSB
Table 2: 7-Steps Skew Programming Table
7 Step
11
10
01
00
LSB
11
-600 ps
-500 ps
-400 ps
-300 ps
10
N/A
-200 ps
01
N/A
-100 ps
00
N/A
0.0 ps
MSB
I
2C Table: Output Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
Freq Detect
Low Frequency Detect
PLL OFF Control
RW
OFF
ON
1
Bit 6
FB_IN/OUT
FB_OUT Control
RW
Disable
Enable
1
Bit 5
DDR_T5/C5
Output Control
RW
Disable
Enable
1
Bit 4
DDR_T4/C4
Output Control
RW
Disable
Enable
1
Bit 3
DDR_T3/C3
Output Control
RW
Disable
Enable
1
Bit 2
DDR_T2/C2
Output Control
RW
Disable
Enable
1
Bit 1
DDR_T1/C1
Output Control
RW
Disable
Enable
1
Bit 0
DDR_T0/C0
Output Control
RW
Disable
Enable
1
I
2C Table: Group Skew Control Register
Byte 8
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
-
DDR Skw3
RW
0
Bit 6
-
DDR Skw2
RW
0
Bit 5
-
DDR Skw1
RW
0
Bit 4
-
DDR Skw0
RW
0
Bit 3
-
DDR Skw3
RW
0
Bit 2
-
DDR Skw2
RW
0
Bit 1
-
DDR Skw1
RW
0
Bit 0
-
DDR Skw0
RW
0
I
2C Table: Revision ID and Vendor ID Register
Byte 10
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
-
Revision_ID bit 3
RW
-
X
Bit 6
-
Revision_ID bit 2
RW
-
X
Bit 5
-
Revision_ID bit 1
RW
-
X
Bit 4
-
Revision_ID bit 0
RW
-
X
Bit 3
-
Vendor_ID bit3
RW
-
0
Bit 2
-
Vendor_ID bit2
RW
--
0
Bit 1
-
Vendor_ID bit1
RW
--
0
Bit 0
-
Vendor_ID bit0
RW
--
1
I
2C Table: Byte Count Register
Byte 15
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
-BC7
RW
0
Bit 6
-BC6
RW
0
Bit 5
-BC5
RW
0
Bit 4
-BC4
RW
0
Bit 3
-BC3
RW
1
Bit 2
-BC2
RW
1
Bit 1
-BC1
RW
1
Bit 0
-BC0
RW
1
I2C Table: All other I2C Registers are Reserved
See Table 2: 7-Step Skew
Programming Table
CLKIN to DDR
Skew Control
Byte 6
-
Byte Count
Programming b(7:0)
Writing to this register will
configure how many bytes
will be read back, default is
0F = 15 bytes
-
CLKIN to DDR
Skew Control
-
Rev ID
Vendor ID
See Table 1: 7-Step Skew
Programming Table
相关PDF资料 |
PDF描述 |
|---|---|
| 9P035YFLF-T | 9P SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 9P935AGLF | 9P SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9P935AFLF | 9P SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9P935AGLFT | 9P SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9P20S | ACTIVE DELAY LINE, TRUE OUTPUT, PDIP8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9P935AGLF | 功能描述:延迟线/计时元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| 9P935AGLFT | 功能描述:延迟线/计时元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| 9P936AFLF | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9P936AFLFT | 功能描述:时钟驱动器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| 9P936AGLF | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。