参数资料
型号: A1225A-1PL84C
厂商: Microsemi SoC
文件页数: 15/54页
文件大小: 0K
描述: IC FPGA 2500 GATES 84-PLCC COM
产品变化通告: A1225A Family Discontinuation 18/Apr/2012
标准包装: 16
系列: ACT™ 2
LAB/CLB数: 451
输入/输出数: 72
门数: 2500
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
Detailed Specifications
2- 16
R e visio n 8
A1240A Timing Characteristics (continued)
Table 2-16 A1240A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module Input Propagation Delays
–2 Speed
–1 Speed
Std. Speed
Units
Parameter/Description
Min.
Max.
Min.
Max.
Min.
Max.
tINYH
Pad to Y High
2.9
3.3
3.8
ns
tINYL
Pad to Y Low
2.6
3.0
3.5
ns
tINGH
G to Y High
5.0
5.7
6.6
ns
tINGL
G to Y Low
4.7
5.4
6.3
ns
Input Module Predicted Input Routing Delays*
tIRD1
FO = 1 Routing Delay
4.2
4.8
5.6
ns
tIRD2
FO = 2 Routing Delay
4.8
5.4
6.4
ns
tIRD3
FO = 3 Routing Delay
5.4
6.1
7.2
ns
tIRD4
FO = 4 Routing Delay
5.9
6.7
7.9
ns
tIRD8
FO = 8 Routing Delay
7.9
8.9
10.5
ns
Global Clock Network
tCKH
Input Low to High
FO = 32
10.2
11.0
12.8
ns
FO = 256
11.8
13.0
15.7
tCKL
Input High to Low
FO = 32
10.2
11.0
12.8
ns
FO = 256
12.0
13.2
15.9
tPWH
Minimum Pulse Width High
FO = 32
3.8
4.5
5.5
ns
FO = 256
4.1
5.0
5.8
tPWL
Minimum Pulse Width Low
FO = 32
3.8
4.5
5.5
ns
FO = 256
4.1
5.0
5.8
tCKSW
Maximum Skew
FO = 32
0.5
ns
FO = 256
2.5
tSUEXT
Input Latch External Setup
FO = 32
0.0
ns
FO = 256
0.0
tHEXT
Input Latch External Hold
FO = 32
7.0
ns
FO = 256
11.2
tP
Minimum Period
FO = 32
8.1
9.1
11.1
ns
FO = 256
8.8
10.0
11.7
fMAX
Maximum Frequency
FO = 32
125.0
110.0
90.0
ns
FO = 256
115.0
100.0
85.0
Note:
*These parameters should be used for estimating device performance. Optimization techniques may further
reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-
route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
based on actual routing delay measurements performed on the device prior to shipment.
相关PDF资料
PDF描述
AMC40DRXN CONN EDGECARD 80POS .100 DIP SLD
AMC40DRXH CONN EDGECARD 80POS .100 DIP SLD
HSC60DRYS-S93 CONN EDGECARD 120PS DIP .100 SLD
FMC28DRXS-S734 CONN EDGECARD 56POS DIP .100 SLD
ABB64DHAS CONN EDGECARD 128PS R/A .050 SLD
相关代理商/技术参数
参数描述
A1225A-1PL84I 功能描述:IC FPGA 2500 GATES 84-PLCC IND RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-1PLG84C 功能描述:IC FPGA 2500 GATES 84-PLCC COM RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-1PLG84I 功能描述:IC FPGA 2500 GATES 84-PLCC IND RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-1PQ100C 功能描述:IC FPGA 2500 GATES 100-PQFP COM RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
A1225A-1PQ100I 功能描述:IC FPGA 2500 GATES 100-PQFP IND RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)