参数资料
型号: A1280A-PLG84I
厂商: Microsemi SoC
文件页数: 17/54页
文件大小: 0K
描述: IC FPGA 8K GATES 84-PLCC IND
标准包装: 16
系列: ACT™ 2
LAB/CLB数: 1232
输入/输出数: 72
门数: 8000
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
Detailed Specifications
2- 18
R e visio n 8
A1280A Timing Characteristics
Table 2-18 A1280A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
Logic Module Propagation Delays1
–2 Speed3
–1 Speed
Std. Speed
Units
Parameter/Description
Min.
Max.
Min.
Max.
Min.
Max.
tPD1
Single Module
3.8
4.3
5.0
ns
tCO
Sequential Clock to Q
3.8
4.3
5.0
ns
tGO
Latch G to Q
3.8
4.3
5.0
ns
tRS
Flip-Flop (Latch) Reset to Q
3.8
4.3
5.0
ns
Predicted Routing Delays2
tRD1
FO = 1 Routing Delay
1.7
2.0
2.3
ns
tRD2
FO = 2 Routing Delay
2.5
2.8
3.3
ns
tRD3
FO = 3 Routing Delay
3.0
3.4
4.0
ns
tRD4
FO = 4 Routing Delay
3.7
4.2
4.9
ns
tRD8
FO = 8 Routing Delay
6.7
7.5
8.8
ns
Sequential Timing Characteristics3,4
tSUD
Flip-Flop (Latch) Data Input Setup
0.4
0.5
ns
tHD
Flip-Flop (Latch) Data Input Hold
0.0
ns
tSUENA
Flip-Flop (Latch) Enable Setup
0.8
0.9
1.0
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
ns
tWCLKA
Flip-Flop (Latch) Clock Active Pulse Width
5.5
6.0
7.0
ns
tWASYN
Flip-Flop (Latch) Clock Asynchronous Pulse Width
5.5
6.0
7.0
ns
tA
Flip-Flop Clock Input Period
11.7
13.3
18.0
ns
tINH
Input Buffer Latch Hold
0.0
ns
tINSU
Input Buffer Latch Setup
0.4
0.5
ns
tOUTH
Output Buffer Latch Hold
0.0
ns
tOUTSU
Output Buffer Latch Setup
0.4
0.5
ns
fMAX
Flip-Flop (Latch) Clock Frequency
85.0
75.0
50.0
MHz
Notes:
1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD —whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case
performance. Post-route timing is based on actual routing delay measurements performed on the device prior to
shipment.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules
can be obtained from the DirectTime Analyzer utility.
4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External
setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external
PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
相关PDF资料
PDF描述
EP2AGX95EF29C5N IC ARRIA II GX FPGA 95K 780FBGA
AMM24DTAH-S189 CONN EDGECARD 48POS R/A .156 SLD
EP1S25B672C6 IC STRATIX FPGA 25K LE 672-BGA
EP2AGX125DF25C6 IC ARRIA II GX FPGA 125K 572FBGA
AMM24DTAD-S189 CONN EDGECARD 48POS R/A .156 SLD
相关代理商/技术参数
参数描述
A1280A-PQ160B 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-PQ160C 功能描述:IC FPGA 8K GATES 160-PQFP COM RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A1280A-PQ160I 功能描述:IC FPGA 8K GATES 160-PQFP IND RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ACT™ 2 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP,带拉杆 供应商设备封装:352-CQFP(75x75)
A1280A-PQ160M 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 Family 8K Gates 1232 Cells 75MHz 1.0um Technology 5V 160-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 8K GATES 1232 CELLS 75MHZ 1.0UM 5V 160PQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 8K GATES 160-PQFP MIL 制造商:Microsemi Corporation 功能描述:IC FPGA 125 I/O 160PQFP
A1280A-PQ176B 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs