参数资料
| 型号： | A1280A-PQG160I |
| 厂商： | Microsemi SoC |
| 文件页数： | 11/54页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 8K GATES 160-PQFP IND |
| 标准包装： | 24 |
| 系列： | ACT™ 2 |
| LAB/CLB数： | 1232 |
| 输入/输出数： | 125 |
| 门数： | 8000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-PQFP（28x28） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
ACT 2 Family FPGAs
R e visio n 8
2 - 13
A1225A Timing Characteristics (continued)
Table 2-13 A1225A Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C
I/O Module Input Propagation Delays
–2 Speed
–1 Speed
Std. Speed
Units
Parameter/Description
Min.
Max.
Min.
Max.
Min.
Max.
tINYH
Pad to Y High
2.9
3.3
3.8
ns
tINYL
Pad to Y Low
2.6
3.0
3.5
ns
tINGH
G to Y High
5.0
5.7
6.6
ns
tINGL
G to Y Low
4.7
5.4
6.3
ns
Input Module Predicted Input Routing Delays*
tIRD1
FO = 1 Routing Delay
4.1
4.6
5.4
ns
tIRD2
FO = 2 Routing Delay
4.6
5.2
6.1
ns
tIRD3
FO = 3 Routing Delay
5.3
6.0
7.1
ns
tIRD4
FO = 4 Routing Delay
5.7
6.4
7.6
ns
tIRD8
FO = 8 Routing Delay
7.4
8.3
9.8
ns
Global Clock Network
tCKH
Input Low to High
FO = 32
10.2
11.0
12.8
ns
FO = 256
11.8
13.0
15.7
tCKL
Input High to Low
FO = 32
10.2
11.0
12.8
ns
FO = 256
12.0
13.2
15.9
tPWH
Minimum Pulse Width High
FO = 32
3.4
4.1
4.5
ns
FO = 256
3.8
4.5
5.0
tPWL
Minimum Pulse Width Low
FO = 32
3.4
4.1
4.5
ns
FO = 256
3.8
4.5
5.0
tCKSW
Maximum Skew
FO = 32
0.7
ns
FO = 256
3.5
tSUEXT
Input Latch External Setup
FO = 32
0.0
ns
FO = 256
0.0
tHEXT
Input Latch External Hold
FO = 32
7.0
ns
FO = 256
11.2
tP
Minimum Period
FO = 32
7.7
8.3
9.1
ns
FO = 256
8.1
8.8
10.0
fMAX
Maximum Frequency
FO = 32
130.0
120.0
110.0
ns
FO = 256
125.0
115.0
100.0
Note:
*These parameters should be used for estimating device performance. Optimization techniques may further
reduce delays by 0 to 4 ns. Routing delays are for typical designs across worst-case operating conditions. Post-
route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
based on actual routing delay measurements performed on the device prior to shipment.
相关PDF资料 |
PDF描述 |
|---|---|
| EPF10K200SRC240-1X | IC FLEX 10KS FPGA 200K 240-RQFP |
| DS1249AB-70# | IC NVSRAM 2MBIT 70NS 32DIP |
| EP2S60F1020C5N | IC STRATIX II FPGA 60K 1020-FBGA |
| AGM36DTBD | CONN EDGECARD 72POS R/A .156 SLD |
| EP1S30F1020C7 | IC STRATIX FPGA 30K LE 1020-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A1280A-PQG160M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 8K GATES 1232 CELLS 75MHZ 1.0UM 5V 160PQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 8K GATES 160-PQFP MIL |
| A1280A-PQG176B | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1280A-PQG176C | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1280A-PQG176I | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
| A1280A-PQG176M | 制造商:MICROSEMI 制造商全称:Microsemi Corporation 功能描述:ACT 2 Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。